PLL Reference Clock Switching with Fast Frequency Acquisition
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Abrupt switching of reference signals for phase-locked loop (PLL) circuits can result in the PLL losing lock, leading to frequency drift and timing failures, especially when dealing with spread spectrum clock signals.
Innovation Solution
The implementation of a method that switches from phase locking mode to frequency acquisition mode during a change in reference clock signal, allowing the oscillator circuit to quickly adjust to the new frequency, thereby reducing the time for the output clock signal to lock and minimizing the likelihood of timing issues.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If abrupt switching of reference signals is performed in PLL circuits, then switching speed is improved, but the PLL loses lock causing frequency drift and timing failures
Solution Approach 1:
The system dynamically switches between frequency acquisition mode and phase locking mode based on operational requirements. During reference clock switching, the PLL operates in frequency acquisition mode for rapid frequency adjustment, then transitions to phase locking mode for stable operation, optimizing both switching speed and locking stability at different times in the operational sequence.
Solution Approach 2:
The system performs preliminary frequency acquisition before final phase locking when switching reference clocks. This preliminary action of quickly acquiring the new frequency followed by a controlled transition to phase locking prevents loss of lock and timing failures, ensuring reliable switching without abrupt transitions.
2Stability of the object's composition
If the PLL operates in phase locking mode during reference clock switching, then frequency stability is maintained, but the time to lock to new frequency increases
Solution Approach 1:
The system dynamically adjusts its operational mode based on the switching phase. During initial reference clock switching, it operates in frequency acquisition mode for rapid response, then transitions to phase locking mode for stable operation, optimizing both switching speed and locking stability at different times in the operational sequence.
Solution Approach 2:
The PLL employs periodic mode switching between frequency acquisition and phase locking states during reference clock transitions. This periodic action pattern allows the system to rapidly acquire new frequencies when needed, then settle into stable phase-locked operation, repeating this pattern as reference clocks are switched periodically or on demand.
Data Source
AI summary
A clock generator circuit may include a multiplex circuit and a phase-locked loop circuit. The multiplex circuit may generate a reference clock signal for the phase-locked loop circuit by selecting one of different clock signals. In response to a switch of the reference clock signal from one clock signal to another, the phase-locked loop circuit may disable phase-locking and enter into a frequency acquisition mode during which the frequency of the phase-locked loop circuit's output clock signal is adjusted based on the frequency of the newly selected reference clock signal. After a period of time has elapsed, the phase-locked loop circuit returns to phase-locking operation.