PLL Clock Frequency Adjustment for Supply Voltage Droop
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional processors face challenges in managing abrupt changes in current consumption, which can lead to voltage droops that cause timing errors in critical paths, necessitating higher operating voltages and increased power consumption to prevent errors.
Innovation Solution
A dual-detection compensation system comprising a coarse frequency control system and a fine frequency control system that monitor voltage rails and adjust the clock frequency of a processor core in response to voltage variations, reducing power consumption by avoiding the need for additional voltage margin.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If higher operating voltage is used to prevent timing errors during voltage droop, then timing reliability is improved, but power consumption increases
Solution Approach 1:
The system dynamically adjusts clock frequency based on real-time voltage monitoring. When voltage droop is detected, the clock frequency is reduced to prevent timing errors. This dynamic adaptation allows the system to maintain timing reliability only when necessary, rather than operating at a constantly elevated voltage level, thereby reducing overall power consumption.
Solution Approach 2:
The invention changes the operating parameter from voltage to frequency for compensation. Instead of maintaining higher voltage to prevent timing errors, the system monitors voltage levels and compensates by adjusting the clock frequency parameter. This parameter substitution allows the system to achieve timing reliability through frequency scaling rather than voltage escalation.
2Reliability
If voltage margin is added to account for voltage droop, then timing error prevention is improved, but device complexity increases
Solution Approach 1:
The system implements a feedback mechanism where voltage is continuously monitored and the clock frequency is adjusted in response to detected voltage conditions. This closed-loop control eliminates the need for static voltage margin design, as the system actively compensates for voltage droop by scaling frequency, thereby reducing device complexity while maintaining timing reliability.
Solution Approach 2:
The system performs self-adjustment by monitoring its own voltage conditions and automatically compensating through frequency scaling. This self-service approach eliminates the need for external voltage regulation or complex design margins, as the system autonomously maintains timing reliability through intelligent frequency management.
Data Source
AI summary
Methods, systems, and circuits for providing compensation for voltage variation are disclosed. A system includes: a voltage comparator configured to assert a control signal in response to detecting that one or more of power supply voltages droops below a threshold amount; a phase locked loop (PLL) configured to divide an output frequency for the PLL in response to the assertion of the control signal; a plurality of voltage sensors corresponding to the plurality of power supply voltages, the voltage sensors configured to output respective digital signals indicative of a voltage level of its corresponding power supply voltage; and a control circuit configured to control an oscillator frequency in the PLL during the open-loop mode responsive to the respective digital signals.