PLL Frequency Synthesizer with Lookup-Table Fast Switching
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Frequency synthesizers face challenges in achieving fast frequency switching with high signal purity, particularly at high frequencies, as existing technologies like DDS systems are limited by complexity and switching speed, while PLL-based systems are constrained by calibration time and phase noise.
Innovation Solution
The implementation of a phase-locked loop (PLL) with open collector outputs, a calibration look-up table, and a bias circuit with an amplifier to reduce switching time, allowing for sub-microsecond frequency changes by pre-configuring parameters for desired frequencies and using ping-ponging between PLLs to minimize spurious generation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If DDS systems are used for frequency synthesis, then frequency switching speed is improved, but device complexity increases and signal quality deteriorates at high frequencies
Solution Approach 1:
The system is divided into multiple independent PLLs, each capable of operating autonomously. This segmentation allows parallel operation and fast switching between frequency sources without requiring complex digital signal processing, thereby reducing overall system complexity while maintaining fast switching speed.
Solution Approach 2:
A control circuit acts as an intermediary to manage multiple PLLs and select the appropriate frequency source. This intermediary component simplifies the switching mechanism by providing centralized control logic, avoiding the need for complex DDS architecture while achieving fast frequency changes.
2Reliability
If PLL-based systems are used for frequency synthesis, then signal purity is improved, but frequency switching speed deteriorates due to calibration time
Solution Approach 1:
Frequency calibration data is pre-computed and stored in a lookup table during system initialization or manufacturing. When frequency switching is required, the system simply retrieves pre-calibrated parameters from the lookup table rather than performing real-time calibration, thereby achieving fast switching while maintaining signal purity.
Solution Approach 2:
The system uses a lookup table that stores copies of calibrated frequency parameters for different operating conditions. By copying and applying pre-stored calibration data instead of performing repeated calibration measurements, the system achieves rapid frequency switching while preserving the signal quality benefits of calibrated PLL operation.
3Productivity
If frequency switching is performed rapidly, then productivity is improved, but phase noise and spurious signals increase
Solution Approach 1:
The system maintains continuous PLL operation across frequency transitions by using a lookup table to provide continuous calibration data. This ensures that the phase-locked loop remains continuously engaged and synchronized, avoiding discontinuities that would generate phase noise and spurious signals during frequency switching.
Solution Approach 2:
The system dynamically changes calibration parameters from the lookup table based on the desired frequency, optimizing PLL operation for each frequency point. By adjusting parameters such as divider ratios and VCO control voltages according to pre-determined optimal values, the system maintains low phase noise and minimizes spurious signals even during rapid frequency switching.
Data Source
AI summary
A frequency synthesizer includes a phase-locked loop (PLL). The PLL includes a first voltage-controlled oscillator (VCO) and a second VCO, each comprising an oscillator, a capacitor bank, and a bias circuit. The capacitor bank is configured to selectably adjust an output frequency of the oscillator. The bias circuit is configured to provide a bias current to the oscillator, and includes a current digital-to-analog converter (IDAC), and an amplifier coupled to the IDAC and configured to drive the oscillator.