PLL Frequency Compensation for Cellular Synchronization Errors

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Frequency errors between base stations and mobile stations in cellular communication systems cause synchronization issues and demodulation failures, which are exacerbated by environmental temperature changes, leading to inefficient communication.

Innovation Solution

The implementation of a system using a reference oscillator and fractional-N phase lock loop (PLL) frequency synthesizers to generate and adjust oscillation signals, allowing for real-time compensation of frequency errors based on temperature variations and aging, without the need for additional complex circuitry.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If tuned oscillators are used in base station and mobile station to generate RF signals, then signal generation and frequency conversion are enabled, but frequency errors occur between base station and mobile station causing synchronization issues and demodulation failures

Engineering Contradiction:
Improvesynchronization reliabilityVSAvoidfrequency accuracy
Core Design Contradiction:
ReliabilityVSMeasurement precision

Solution Approach 1:

The patent implements feedback by measuring the frequency error between the received signal and local oscillator signal, then using this measurement to adjust the divide ratio of the PLL circuit. The mobile station continuously monitors frequency errors and dynamically adjusts its oscillator parameters to maintain synchronization with the base station, creating a closed-loop control system that eliminates frequency drift and maintains reliable communication.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent changes the operational parameters of the PLL circuit by dynamically adjusting the divide ratio based on measured frequency errors. Instead of using a fixed-frequency crystal oscillator, the system modifies the division factor in the feedback path of the PLL to compensate for frequency deviations, allowing the system to adapt to temperature variations and aging effects while maintaining accurate frequency synchronization.

Inventive Principle:
Principle #35Parameter changes

2Measurement precision

If crystal oscillators or additional tuning circuits are used to improve frequency accuracy, then frequency error compensation is enhanced, but device complexity and cost increase

Engineering Contradiction:
Improvefrequency accuracyVSAvoidcircuit complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent enables the system to self-correct frequency errors by measuring them and automatically adjusting the PLL divide ratio without requiring external intervention or additional complex circuitry. The mobile station uses its existing receiver components to measure frequency errors and modifies its own oscillator parameters through software control, eliminating the need for expensive crystal oscillators or mechanical tuning circuits while maintaining high frequency accuracy.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The patent replaces mechanical or hardware-based frequency tuning mechanisms (such as crystal oscillators or variable capacitors) with a software-controlled digital adjustment of the PLL divide ratio. Instead of using physical components to tune frequency, the system uses digital logic to change the division factor, simplifying the hardware while maintaining or improving frequency accuracy through algorithmic compensation.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

3Reliability

If frequency error compensation is implemented dynamically, then synchronization is maintained under temperature changes, but processing time and computational load increase

Engineering Contradiction:
Improvesynchronization reliabilityVSAvoidprocessing time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent implements periodic frequency error measurement and compensation by continuously monitoring the frequency error during signal reception and adjusting the PLL divide ratio at regular intervals. This periodic feedback mechanism ensures that frequency drift due to temperature changes is detected and corrected promptly, maintaining synchronization reliability without requiring constant computational processing, as the system only performs measurements and adjustments when frequency errors exceed threshold levels.

Inventive Principle:
Principle #19Periodic action

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This solution effectively reduces frequency errors, ensuring accurate reception and transmission in cellular communication systems, even under temperature changes, without requiring expensive crystal oscillators or additional tuning circuits, thus improving synchronization and demodulation efficiency.

Implementation Method 1

fractional-N phase lock loop (PLL) frequency synthesizers

Methodology Applied
Scientific EffectPhase lock loop:

Implementation Method 2

The first and second PLL frequency synthesizers are each further configured to compensate a frequency error of the corresponding output oscillation signal based on the frequency adjustment signal

Methodology Applied
Scientific EffectFrequency compensation:

Data Source

PatentUS9191255B2Method and apparatus for compensating for frequency errors between base station and mobile station
Publication Date: 2015.11.17 SPREADTRUM COMMUNICATIONS USA INC
  • US9191255B2 patent drawing
  • US9191255B2 patent drawing
  • US9191255B2 patent drawing

AI summary

Methods and apparatuses for compensating for frequency mismatch between a base station and mobile station are disclosed. At a first oscillator, a fixed reference oscillation signal is generated. At a second oscillator, a baseband oscillation signal is generated. A frequency divided version of the baseband oscillation signal is locked to a frequency divided version of the first reference oscillation signal. At a third oscillator, a first RF oscillation signal is generated. A frequency divided version of the first RF oscillation signal is locked to the frequency divided version of the second reference oscillation signal. A frequency adjustment signal is inputted to the second and third oscillators. At the second and third oscillators, frequency errors of the baseband oscillation signal and first RF oscillation signal, respectively, are compensated based on the frequency adjustment signal.