PLL Initialization Circuit for Reliable Frequency Lock Acquisition
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Phase-locked loops (PLLs) face challenges in lock acquisition due to nonlinear transitions from unlocked to locked conditions, especially with variations in process, voltage, and temperature, which can result in unreliable initial frequency alignment with the reference signal.
Innovation Solution
A PLL design incorporating a phase frequency detector, charge-pump, loop-filter, and controlled oscillator, with a decision circuit to selectively couple controls to the loop-filter, allowing the controlled oscillator to generate a constant frequency or track the reference signal, and a programmable current-bias source to stabilize operations across varying conditions.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If the PLL generates an initial output frequency outside the design operating range, then the frequency range coverage is improved, but the lock acquisition reliability deteriorates
Solution Approach 1:
The patent applies preliminary action by implementing an initialization circuit that pre-sets the controlled oscillator to generate an initial output frequency within the design operating range before normal PLL operation begins. This preliminary frequency setting ensures that when the PLL starts up, the feedback clock is already in the correct frequency range to enable reliable lock acquisition, rather than allowing the oscillator to start at an arbitrary frequency outside the operating range.
2Adaptability or versatility
If the difference between the input reference signal and the feedback clock is large, then the frequency range coverage is improved, but the lock acquisition capability deteriorates
Solution Approach 1:
The initialization circuit performs preliminary action by ensuring the feedback clock frequency is within the acceptable range before lock acquisition begins. This is achieved by pre-configuring the controlled oscillator with appropriate initial conditions and feedback division ratios, so that the frequency difference between reference signal and feedback clock remains within the lock acquisition range throughout the initialization process.
3Adaptability or versatility
If variations in process, voltage, and temperature are present, then the environmental adaptability is improved, but the frequency alignment reliability deteriorates
Solution Approach 1:
The patent applies parameter changes by implementing an initialization circuit that dynamically adjusts the controlled oscillator's operating parameters (frequency, phase) based on detected environmental conditions during startup. The initialization circuit monitors process, voltage, and temperature variations and modifies the initial frequency settings and feedback division ratios accordingly, ensuring reliable frequency alignment across different environmental conditions.
Solution Approach 2:
The initialization circuit incorporates feedback mechanisms that continuously monitor the PLL's lock status and frequency alignment during the initialization phase. Based on this feedback, the circuit adjusts the controlled oscillator's parameters and feedback division ratios in real-time, ensuring that frequency alignment reliability is maintained despite environmental variations in process, voltage, and temperature.
Data Source
AI summary
Integrated circuit including a phase-locked loop (PLL) circuit having a first mode and a second mode of operation. Operating the PLL circuit in the first mode may generate a constant frequency responsive to a programmable bias. Operating the PLL circuit in the second mode may generate a frequency tracking a reference signal coupled to an input of the PLL circuit.