PLL Phase Alignment via Digital Control Registers

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing PLL circuits face challenges in aligning output phases due to temperature variations, input voltage fluctuations, ambient noise, and component mismatches, which can impact the performance of wireless communication systems.

Innovation Solution

A system and method for phase alignment between multiple PLL circuits using a processor to determine phase differences and control programmable components like reference buffers, phase detectors, and delta sigma modulators, employing lookup tables for precise phase adjustment.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If multiple PLL circuits are used to generate output signals, then the system can provide multiple frequency outputs for wireless communication applications, but the output phases of these PLL circuits become misaligned due to temperature variations, input voltage variations, ambient noise, and component mismatches

Engineering Contradiction:
Improvemultiple frequency outputsVSAvoidphase alignment
Core Design Contradiction:
Adaptability or versatilityVSManufacturing precision

Solution Approach 1:

The system employs feedback mechanisms where the processor continuously monitors the output phases of multiple PLL circuits and dynamically adjusts control parameters (such as reference buffer delays, phase detector offsets, and delta-sigma modulator settings) to maintain phase alignment despite environmental variations and component mismatches

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The invention changes controllable parameters of the PLL circuits (reference frequency, divider ratios, phase shift amounts) through digital control registers and lookup tables to compensate for phase misalignment caused by temperature, voltage, and component variations, thereby maintaining precise phase alignment across multiple outputs

Inventive Principle:
Principle #35Parameter changes

2Adaptability or versatility

If environmental conditions and component variations are allowed to affect PLL circuits, then the system operates in real-world conditions, but the phase alignment between multiple PLL outputs deteriorates

Engineering Contradiction:
Improvereal-world operationVSAvoidphase alignment stability
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The system performs preliminary calibration during initialization where the processor determines optimal control parameter values for each PLL circuit and stores them in lookup tables, enabling the circuits to maintain phase alignment under expected environmental conditions without continuous active adjustment

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system dynamically adapts to environmental changes by continuously monitoring phase alignment and adjusting control parameters in real-time based on temperature sensors, voltage monitors, and phase error detection, allowing the PLL circuits to maintain stability despite varying operational conditions

Inventive Principle:
Principle #15Dynamics

3Measurement precision

If phase alignment is achieved through intelligent control systems, then phase accuracy is improved, but the system complexity increases due to additional processors and control mechanisms

Engineering Contradiction:
Improvephase accuracyVSAvoidcontrol system complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The system implements self-service mechanisms where each PLL circuit includes built-in phase detectors and control registers that automatically adjust their own operation based on feedback from the processor, reducing the need for external calibration equipment and manual intervention while maintaining high phase accuracy

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS20250330181A1System and method for phase alignment between multiple phase-locked loops circuits
Publication Date: 2025.10.23 MOVANDI CORP
  • US20250330181A1 patent drawing
  • US20250330181A1 patent drawing
  • US20250330181A1 patent drawing

AI summary

A system and a method for phase alignment between multiple phase-locked loops (PLL) circuits is provided. The system determines phase difference information between a first output signal of one of a plurality of PLL circuits and a second output signal of other of the plurality of PLL circuits. The system further determines control information based on the determined phase difference information and controls at least one of a reference buffer, a phase detector and charge pump, a phase shifter, or a delta sigma (AI) modulator of the one of the plurality of PLL circuits based on the determined control information. The system further controls phase alignment between the first output signal and the second output signal based on the control of the at least one of the reference buffer, the phase detector and charge pump, the phase shifter, or the delta sigma (AI) modulator.