PMIC Embedded ARP Circuitry for Secure Memory Access
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing PMICs for memory systems require additional hardware for data access and authentication, increasing complexity and reducing security, and consume power during sleep states.
Innovation Solution
Incorporation of an embedded Address Resolution Protocol (ARP) state machine within the PMIC to manage address resolution and authentication, acting as a gateway to control access to data storage devices and reduce unnecessary power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If additional dedicated hardware is included in the PMIC package to support data access and authentication, then data access functionality is improved, but device complexity increases and security is reduced
Solution Approach 1:
The patent merges the ARP functionality into the existing PMIC device, combining address resolution and authentication capabilities with power management functions in a single integrated circuit. This eliminates the need for separate dedicated hardware components while maintaining data access functionality and enhancing security through unified control.
Solution Approach 2:
The PMIC is designed to perform multiple functions including power management, address resolution protocol (ARP) processing, authentication, and data access control. By making the PMIC universal and multi-functional, the patent eliminates the need for separate dedicated hardware components, thereby reducing device complexity while maintaining or enhancing security and functionality.
2Adaptability or versatility
If additional hardware components are added to manage data access, then data access capability is improved, but power consumption increases during sleep states
Solution Approach 1:
The patent combines data access management and authentication functions within the PMIC, allowing these functions to be controlled through the existing power management infrastructure. This enables the system to power down non-essential components during sleep states while maintaining secure data access capability when needed, thereby reducing overall power consumption.
Solution Approach 2:
The PMIC performs self-service by handling authentication and address resolution internally without requiring external dedicated hardware components to remain active. The embedded ARP state machine can operate independently using minimal power, allowing the system to enter low-power sleep states while maintaining data access security and functionality.
3Reliability
If dedicated microcontrollers or memory controller functionality are used for authentication and data request resolution, then authentication capability is improved, but device complexity and power requirements increase
Solution Approach 1:
The patent embeds the ARP state machine directly within the PMIC, merging authentication and address resolution capabilities with power management functions. This integration eliminates the need for separate dedicated microcontrollers or memory controller functionality, reducing system complexity while maintaining reliable authentication capability through unified control.
Data Source
Figure 1
Figure 2A
Figure 2B
AI summary
Disclosed is a power management integrated circuit with embedded address resolution protocol functionality. In one embodiment, a device is disclosed comprising a data storage device; and an address resolution protocol (ARP) state machine communicatively coupled to the data storage device and included within a power management integrated circuit (PMIC), the ARP state machine configured to assign an address to the data storage device and validate requests for data stored in the data storage device received over a bus.