Location-Mapped PMIC Chiplets for Consistent SoC Power Rails

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing Power Management Integrated Circuits (PMICs) face challenges with consistency among different power rails and stability within a single power rail, leading to performance variations or malfunctions in System on Chip (SoC) devices.

Innovation Solution

A configurable PMIC with an array of micro-integrated voltage regulator cells that operate with location-based parameter settings, using a shared consolidated reference circuit to ensure consistent output voltages and balanced load current among voltage regulator cells.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If each voltage regulator cell uses its own independent reference voltage source, then each cell can operate independently, but output voltages of different cells have inconsistencies causing load current imbalance

Engineering Contradiction:
Improveindependent operation of voltage regulator cellsVSAvoidoutput voltage consistency
Core Design Contradiction:
Adaptability or versatilityVSManufacturing precision

Solution Approach 1:

The patent merges the reference voltage sources by providing a single shared reference voltage to multiple voltage regulator cells. This consolidation ensures that all cells operate from the same reference potential, eliminating output voltage inconsistencies and load current imbalance while maintaining independent regulation control for each cell.

Inventive Principle:
Principle #5Merging (Combining)

2Ease of operation

If multiple power rails are driven by different voltage regulator cells with individual reference circuits, then each power rail can be independently controlled, but consistency among different power rails deteriorates

Engineering Contradiction:
Improveindependent power rail controlVSAvoidpower rail consistency
Core Design Contradiction:
Ease of operationVSReliability

Solution Approach 1:

The patent provides a shared reference voltage to multiple voltage regulator cells that drive different power rails. This ensures consistent reference potential across all power rails while allowing independent control of each regulator cell's output, thereby maintaining both ease of operation and reliability.

Inventive Principle:
Principle #5Merging (Combining)

3Adaptability or versatility

If voltage regulator cells use different reference voltage sources, then configuration flexibility is improved, but stability within a single power rail deteriorates due to voltage fluctuations and oscillations

Engineering Contradiction:
Improveconfiguration flexibilityVSAvoidpower rail stability
Core Design Contradiction:
Adaptability or versatilityVSStability of the object's composition

Solution Approach 1:

The patent consolidates reference voltage sources into a single shared reference that supplies multiple voltage regulator cells. This unified reference potential stabilizes the power rails by eliminating differential drift and oscillations between cells, while configuration flexibility is maintained through individual control of each regulator cell's operation.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS20250130604A1Power Management Techniques using Location-Mapped Chiplet Configuration
Publication Date: 2025.04.24 POWERLATTICE TECHNOLOGIES INC
  • US20250130604A1 patent drawing
  • US20250130604A1 patent drawing
  • US20250130604A1 patent drawing

AI summary

This application is directed to an electronic device having a configurable group of voltage regulator cells. The electronic device includes a group of voltage regulator cells operating based on parameter settings of individual voltage regulator cells, output a rail voltage, and provide the rail voltage to multiple power rails. The electronic device includes a memory component coupled to the group of voltage regulator cells. The memory component stores an encoding table including multiple register files, and a register file defines parameter settings for the individual voltage regulator cells of the group of voltage regulator cells. The electronic device includes a setting interface for receiving a parameter setting signal applied to select the register file among the multiple register files for defining the parameter settings for the group of voltage regulator cells. The electronic device includes a substrate where the group of voltage regulator cells and the setting interface are integrated.