PMOS Output Stage with Embedded Serialization for Faster TX Switching
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing transmitter systems face speed limitations in their serialization stages, particularly the last mux, which cannot satisfy the high data rate requirements of cutting-edge communication systems, leading to performance issues and increased power consumption.
Innovation Solution
Implementing a supply controlled serialization stage embedded in a PMOS output stage, where each input of the last serialization stage is connected to a dedicated PMOS-based gm stage through a logic function, and the logic circuit is connected to a low voltage supply to adjust the output close to the switching point of the PMOS stage, enhancing operation speed and efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If a chain of multiplexers is used for serialization, then parallel data can be converted to serial data, but the last multiplexer stage has significant speed limitations that cannot satisfy cutting-edge transmitter speed requirements
Solution Approach 1:
The patent segments the serialization function by embedding a dedicated serialization stage within the PMOS output stage architecture. This integration allows the serialization operation to be performed concurrently with the output driving function, eliminating the speed bottleneck of the last multiplexer stage while maintaining the required parallel-to-serial conversion capability.
Solution Approach 2:
The patent merges the serialization stage with the PMOS output stage into a unified architecture. By combining these two functions that were previously separate, the design eliminates the speed limitation imposed by the multiplexer chain while reducing overall device complexity through functional integration.
2Speed
If the logic circuit output is adjusted close to the switching point of the PMOS stage using a low voltage supply, then operation speed is significantly increased, but power consumption must be carefully managed
Solution Approach 1:
The patent changes the voltage parameter of the logic circuit supply to a lower voltage level, which allows the output to be adjusted close to the switching point of the PMOS stage. This parameter change enables faster switching operation while the integrated architecture manages power consumption through efficient resource utilization.
Solution Approach 2:
The patent implements dynamic operation by adjusting the logic circuit output voltage close to the PMOS switching point, allowing the system to operate in an optimized region that maximizes switching speed. The low voltage supply enables this dynamic adjustment while maintaining acceptable power consumption through the efficient integrated design.
Data Source
AI summary
A high-speed transmitter system using a supply controlled serialization stage embedded in a PMOS output stage is disclosed. In some embodiments, the transmitter includes a serialization circuit that is configured to convert parallel data into serial data with one or more serialization stages; a logic circuit that is configured to connect each input of a last stage of the one or more serialization stages of the serialization circuit, via a respective logic function, to a respective dedicated output stage of an output circuit; and the output circuit that is configured to implement output stages to generate a signal based on the received input using PMOS transistors. In addition, the logic circuit is connected to a low voltage supply such that its output can be adjusted to be close to a switching point of the PMOS based gm stage to speed up transmitter operations.