Oxidized Aluminum Buffer Layer Decouples Bottom Electrode From PMTJ

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Magnetic tunnel junction (MTJ) devices, particularly in STT-MRAM, face challenges in maintaining the fixed or pinned position of the magnetic layer due to electrode crystallization or texture propagation, which affects the perpendicular magnetic anisotropy and switching yield.

Innovation Solution

Incorporating a buffer layer, such as an oxidized aluminum layer with a thickness of 3 to 10 angstroms, between the bottom electrode and the synthetic antiferromagnetic layer to decouple the electrode's crystallization or texture, thereby inhibiting its propagation into the fixed magnetic layer and maintaining its pinned position.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If the bottom electrode is directly connected to the synthetic antiferromagnetic layer, then the device structure is simpler, but the electrode crystallization or texture propagates into the fixed magnetic layer, causing deterioration of perpendicular magnetic anisotropy and reduced switching yield

Engineering Contradiction:
Improvedevice structureVSAvoidswitching yield
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

An oxidized aluminum buffer layer is introduced between the bottom electrode and the synthetic antiferromagnetic layer. This intermediary layer decouples the electrode's crystallization or texture from propagating into the fixed magnetic layer, thereby maintaining perpendicular magnetic anisotropy and improving switching yield while adding minimal structural complexity.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If the buffer layer thickness is increased, then the decoupling effect is stronger, but the device fabrication complexity and material consumption increase

Engineering Contradiction:
Improveperpendicular magnetic anisotropyVSAvoidfabrication process
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The buffer layer thickness is optimized to a specific range (3 to 10 angstroms) to achieve the desired decoupling effect. This parameter optimization ensures sufficient inhibition of crystallization propagation while minimizing fabrication complexity and material consumption.

Inventive Principle:
Principle #35Parameter changes

3Productivity

If no buffer layer is used, then the fabrication process is simpler and faster, but the fixed magnetic layer cannot maintain its pinned position due to electrode texture propagation

Engineering Contradiction:
Improvefabrication speedVSAvoidfixed magnetic layer position
Core Design Contradiction:
ProductivityVSStability of the object's composition

Solution Approach 1:

The oxidized aluminum buffer layer serves as a mediator that prevents direct interaction between the electrode and the fixed magnetic layer. This decoupling mechanism maintains the pinned position of the fixed magnetic layer while adding minimal fabrication steps, thus balancing productivity and stability requirements.

Inventive Principle:
Principle #24Intermediary (Mediator)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This solution enhances perpendicular magnetic anisotropy by approximately 20% and increases the device switching yield by 30 to 80%, ensuring the fixed magnetic layer remains stable and effectively pinned.

Implementation Method 1

a buffer layer disposed on a side of the fixed magnetic layer opposite the tunneling layer, wherein the buffer layer includes a property that inhibits a propagation of a crystalline structure or texture of an electrode into the antiferromagnetic layer

Methodology Applied
Scientific EffectCrystallization: Crystallisation

Data Source

PatentUS10559744B2Texture breaking layer to decouple bottom electrode from PMTJ device
Publication Date: 2020.02.11 INTEL CORP
  • US10559744B2 patent drawing
  • US10559744B2 patent drawing
  • US10559744B2 patent drawing

AI summary

An apparatus including an array of memory cells arranged in a grid defined by word lines and bit lines in a generally orthogonal orientation relative to one another, a memory cell including a resistive memory component and an access transistor, wherein the access transistor includes a diffusion region disposed at an acute angle relative to an associated word line. A method including etching a substrate to form a plurality of fins each including a body having a length dimension including a plurality of first junction regions and a plurality of second junction regions that are generally parallel to one another and offset by angled channel regions displacing in the length dimension an end of a first junction region from the beginning of a second junction region; removing the spacer material; and introducing a gate electrode on the channel region of each of the plurality of fins.