Polar Code Interleaver Layout for Lower BLER Under AWGN

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing wireless communication networks face challenges in achieving optimal Signal-to-Noise Ratio (SNR) and Block Error Rate (BLER) performance, especially under Additive White Gaussian Noise (AWGN), due to limitations in traditional interleaver designs for polar codes with higher-order modulation.

Innovation Solution

A new interleaver design utilizing a right isosceles triangle-shaped or trapezoid-shaped matrix with varying columns between rows, where the number of columns decreases as you move down the rows, is introduced to improve data reliability, replacing traditional quadratic permutation polynomial (QPP) or sub-block interleavers.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If traditional QPP or sub-block interleavers are used for polar codes, then the device complexity is reduced and ease of operation is improved, but the SNR performance deteriorates and BLER performance worsens under AWGN channels

Engineering Contradiction:
ImproveSNR performance and BLER performanceVSAvoidinterleaver structure complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies asymmetry by designing an interleaver with a non-uniform structure where the number of columns varies between rows. Specifically, the first row has more columns than subsequent rows, creating an asymmetric matrix structure that optimizes bit distribution for higher-order modulation schemes. This asymmetric design improves SNR and BLER performance compared to traditional symmetric interleavers while maintaining manageable complexity through a systematic construction method.

Inventive Principle:
Principle #4Asymmetry

2Reliability

If traditional interleaver designs are used, then the ease of manufacture and implementation is improved, but the performance under higher-order modulation schemes deteriorates

Engineering Contradiction:
Improvedata reliability under noisy channelsVSAvoidinterleaver implementation simplicity
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The patent applies segmentation by dividing the code block into multiple rows with varying numbers of columns. The interleaver processes bits in segments across different rows, where each row contains a specific number of columns that decreases from the first row to subsequent rows. This segmented approach enables optimized bit distribution for higher-order modulation while maintaining a structured implementation that is easier to manufacture compared to random interleavers.

Inventive Principle:
Principle #1Segmentation

3Reliability

If the number of columns is uniform across all rows, then the ease of operation is improved, but the SNR and BLER performance under AWGN channels deteriorates

Engineering Contradiction:
ImproveSNR and BLER performanceVSAvoidinterleaver configuration simplicity
Core Design Contradiction:
ReliabilityVSEase of operation

Solution Approach 1:

The patent applies local quality by assigning different numbers of columns to different rows based on their specific requirements. The first row has a greater number of columns compared to subsequent rows, creating local variations in the interleaver structure. This local quality optimization ensures that bits in different positions are distributed appropriately for higher-order modulation schemes, improving SNR and BLER performance while maintaining a systematic configuration approach that does not significantly complicate operation.

Inventive Principle:
Principle #3Local quality

Data Source

PatentEP3720024B1An efficient interleaver design for polar codes
Publication Date: 2022.09.07 QUALCOMM INC
  • EP3720024B1 patent drawingFigure 1
  • EP3720024B1 patent drawingFigure 2
  • EP3720024B1 patent drawingFigure 3

AI summary

Aspects of the disclosure relate to wireless communication devices configured to encode information blocks to produce code blocks and interleave the code blocks utilizing an interleaver including a plurality of rows and a plurality of columns, where the number of columns of the interleaver varies between the rows. In some examples, the interleaver includes a right isosceles triangle-shaped matrix of rows and columns. In other examples, the interleaver includes a trapezoid-shaped matrix of rows and columns.