Polar Encoding Circuit for Multiple Code Lengths

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional polar code encoding circuits struggle to efficiently support multiple code lengths, leading to increased circuit scale and complexity, particularly when handling large combinations of bits in communication systems.

Innovation Solution

An encoding circuit that includes a first polar encoding unit, a frozen bit adding unit, a bit arrangement changing unit, and a thinning processing unit, which generates and rearranges sequences to accommodate various code lengths by adding frozen bits and performing thinning processing, allowing a single circuit to handle multiple code lengths without significant scale increase.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If parallel encoding circuits for multiple code lengths are implemented, then support for multiple code lengths is achieved, but circuit scale increases significantly

Engineering Contradiction:
Improvesupport for multiple code lengthsVSAvoidcircuit scale
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent implements a universal encoding circuit that can handle multiple code lengths (2, 4, 8, 16 bits) through a single standardized structure. The circuit uses parameter configuration (code length N and information bit number K) to adapt to different encoding requirements, eliminating the need for multiple parallel circuits. This multi-functional design allows the same hardware resources to be flexibly allocated for different code length scenarios.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent changes the operational parameters (code length N and information bit number K) of the encoding circuit to support multiple code lengths. By configuring different parameter sets, the same circuit structure can perform encoding for 2-bit, 4-bit, 8-bit, and 16-bit code lengths. This parameter-based adaptation allows the circuit to maintain consistent complexity while achieving versatility across different code length requirements.

Inventive Principle:
Principle #35Parameter changes

2Loss of time

If rate conversion processing is skipped by changing code length, then processing delay and load are reduced, but implementation of encoding circuits for multiple code lengths becomes complex

Engineering Contradiction:
Improveprocessing delayVSAvoidencoding circuit implementation
Core Design Contradiction:
Loss of timeVSDevice complexity

Solution Approach 1:

The patent creates a universal encoding circuit that eliminates the need for rate conversion processing by directly supporting multiple code lengths through parameter configuration. The same circuit hardware can encode data at different code lengths without requiring additional puncturing or shortening operations, thereby reducing processing delay while avoiding the complexity of implementing multiple specialized circuits.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent performs preliminary configuration of the encoding circuit parameters (N and K) based on the required code length before encoding begins. This preliminary setup allows the circuit to be pre-configured for the specific code length needed, eliminating the need for complex runtime rate conversion operations and reducing overall processing delay.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS11888500B2Encoding circuit, decoding circuit, and decoding method
Publication Date: 2024.01.30 MITSUBISHI ELECTRIC CORP
  • US11888500B2 patent drawing
  • US11888500B2 patent drawing
  • US11888500B2 patent drawing

AI summary

An encoding circuit includes: a polar encoding unit capable of encoding a polar code of N bits; a frozen bit adding unit that generates a first sequence by adding frozen bits to an input signal; and a bit arrangement changing unit that: generates a second sequence of N bits by arranging the first sequence in the second sequence according to an arrangement rule dependent on a ratio of Nt bits, being a code length of a polar code to be encoded and being N bits or less, and N bits, and setting bit values at bit positions other than positions where the first sequence is arranged in the second sequence to zero when Nt bits are less than N bits; and inputs the second sequence to the polar encoding unit. A code word of Nt bits is generated by thinning processing based on a result of encoding the second sequence.