Sequential Reset for Non-Linear Polar Majority Gate Multipliers
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing multiplier cell designs in CMOS logic consume high power and occupy large area due to the increased number of transistors, which is a challenge for achieving lower power consumption and compactness in modern devices.
Innovation Solution
Implementing a multiplier cell using non-linear polar material-based majority and minority gates with a reset mechanism, which includes ferroelectric or paraelectric capacitors, reduces power consumption and area by minimizing the need for switching transistors and interconnects, and maintains charge balance through a reset mechanism.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If traditional CMOS logic gates (AND, OR, XOR) are used to build a 1-bit full adder and multiplier cell, then the circuit can perform multiplication operations, but the number of transistors increases, leading to increased power consumption and larger area occupation
Solution Approach 1:
The patent changes the fundamental operating parameters by replacing CMOS switching logic with non-linear polar material-based majority/minority gates. This parameter change enables the circuit to perform multiplication with fewer transistors (reducing power consumption) while maintaining computational capability through different physical mechanisms (polarization states instead of voltage switching).
Solution Approach 2:
The patent substitutes the mechanical/electrical switching mechanism of CMOS transistors with a field-based mechanism using non-linear polar materials. The majority/minority gates utilize polarization field interactions rather than sequential transistor switching, eliminating the need for numerous switching transistors and reducing power consumption while maintaining multiplication functionality.
2Productivity
If traditional CMOS logic gates are used to build a 1-bit full adder and multiplier cell, then the circuit can perform multiplication operations, but the area occupied by the circuit increases due to the increased number of transistors
Solution Approach 1:
The patent changes the fundamental operating parameters by replacing CMOS switching logic with non-linear polar material-based majority/minority gates. This parameter change enables the circuit to perform multiplication with fewer transistors (reducing area occupation) while maintaining computational capability through different physical mechanisms (polarization states instead of voltage switching).
Solution Approach 2:
The patent substitutes the mechanical/electrical switching mechanism of CMOS transistors with a field-based mechanism using non-linear polar materials. The majority/minority gates utilize polarization field interactions rather than sequential transistor switching, eliminating the need for numerous switching transistors and reducing area occupation while maintaining multiplication functionality.
3Use of energy by moving object
If non-linear polar material-based majority and minority gates are used, then power consumption and area are reduced, but a reset mechanism is needed to maintain charge balance
Solution Approach 1:
The reset mechanism is designed to automatically restore charge balance on floating nodes without requiring complex external control circuits. The mechanism uses simple transistor switches that are activated during specific clock phases to discharge accumulated charge, allowing the system to self-correct and maintain stability without adding significant complexity.
4Area of stationary object
If non-linear polar material-based majority and minority gates are used, then the circuit becomes more compact, but interconnect length and voltage levels need to be carefully managed
Solution Approach 1:
The patent merges the computation and storage functions into a single integrated structure using non-linear polar material capacitors. The floating nodes serve dual purposes as both computational elements (for majority/minority gate operations) and storage elements (retaining polarization states), eliminating the need for separate interconnect structures and reducing overall interconnect length and management complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution results in a compact, low-power multiplier circuit with reduced interconnect length and non-volatility, allowing processors to operate at lower voltage levels and enter low-power states without data loss, while maintaining high-density packing and efficient signal switching.
Implementation Method 1
The capacitor includes non-linear polar material, such as ferroelectric material
Implementation Method 2
The capacitor includes non-linear polar material, such as paraelectric material
Implementation Method 3
a first capacitor coupled to a first input, a second capacitor coupled to a second input, and a third capacitor coupled to a third input
Data Source
AI summary
A multiplier cell is derived from a 1-bit full adder and an AND gate. The 1-bit full adder is derived from majority and/or minority gates. The majority and/or minority gates include non-linear polar material (e.g., ferroelectric or paraelectric material). A reset mechanism is provided to reset the nodes across the non-linear polar material. The multiplier cell is a hybrid of majority and/or minority gates and complementary metal oxide semiconductor (CMOS) based inverters and/or buffers. The adder uses a non-linear polar capacitor to retain charge with fewer transistors than traditional CMOS sequential circuits. The non-linear polar capacitor includes ferroelectric material, paraelectric material, or non-linear dielectric. Input signals are received by respective terminals of capacitors having non-linear polar material. The other terminals of these capacitors are coupled to a node where the majority function takes place for the inputs.