Polarity-Insensitive Signal Detection for False No-Signal Prevention
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing signal detect circuits in high-speed networks face challenges in accurately distinguishing between signal sequences and no signal states, often resulting in false indications and sensitivity to connection polarity, making them unsuitable for high-speed optical communications.
Innovation Solution
A signal detect circuit utilizing a differential output linear amplifier with positive and negative peak detection circuits and a comparison circuit that interpolates signal magnitudes to determine the presence of a signal, ensuring accuracy and insensitivity to polarity and long sequences of low signals, thus suitable for high-speed applications.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If a conventional signal detect circuit is used, then the circuit can detect signal presence, but it gives false indications of no signal state for certain received signal sequences
Solution Approach 1:
The signal detect circuit is divided into separate positive peak detection and negative peak detection paths, each independently measuring peak magnitudes. This segmentation allows the circuit to analyze signal characteristics from both polarities separately, preventing false no-signal indications that occur in conventional circuits when processing certain signal sequences.
Solution Approach 2:
The patent applies inversion by treating both positive and negative signal peaks symmetrically. Instead of assuming a specific signal polarity, the circuit detects peak magnitudes from both polarities and uses the larger magnitude for determination. This inverted approach of considering both polarities equally eliminates false indications caused by signal sequence patterns.
2Measurement precision
If a signal detect circuit is designed for specific connection polarity, then the circuit can operate with offset compensation, but it becomes sensitive to polarity reversal and may not work correctly
Solution Approach 1:
The signal detect circuit is designed with universal functionality to handle both polarities of differential signals. By implementing separate positive and negative peak detection paths that both contribute to the final determination, the circuit becomes adaptable to either connection polarity without requiring reconfiguration or suffering from offset issues, making it versatile for different installation scenarios.
Solution Approach 2:
The patent applies asymmetry in a functional sense by allowing the circuit to adapt to asymmetric connection scenarios. The independent positive and negative detection paths enable the circuit to function correctly whether the signal is connected in the expected polarity or reversed, effectively making the circuit symmetric in its adaptability to polarity variations.
3Device complexity
If a signal detect circuit uses simple threshold comparison, then the circuit is simple to implement, but it cannot distinguish between long sequences of low signals and no signal state
Solution Approach 1:
The circuit performs preliminary action by pre-detecting and storing the peak magnitudes of both positive and negative signals before making the final no-signal determination. This preliminary peak detection allows the circuit to accumulate signal history information, enabling it to distinguish between temporary low signal sequences and true no-signal states without requiring complex continuous analysis.
Solution Approach 2:
The patent introduces an intermediary element in the form of peak magnitude storage and comparison mechanisms that mediate between the raw signal input and the final detection output. These intermediary components hold the peak values and enable the circuit to make informed decisions about signal presence by comparing against stored references, improving discrimination capability while maintaining reasonable circuit complexity.
Data Source
AI summary
A signal detect circuit includes a signal strength measuring differential output linear amplifier. A positive peak detection circuit is coupled to the positive output terminal of the linear amplifier and generates a signal that represents a peak magnitude of a signal received from the positive output terminal. Likewise, a negative peak detection circuit is coupled to the negative output terminal of the linear amplifier and generates a signal that represents a peak magnitude of a signal received from the negative output terminal. Upon power up of the signal detect circuit, a comparison circuit detects when the positive and negative peak signal magnitudes has both exceed respective values at least once. Once this occurs, the comparison circuit compares an interpolation of the positive peak signal and the negative peak signal with the value. If the interpolated signal falls below the value, the comparison circuit generates a signal representing that no signal is being received.