Non-Rectangular Polygonal Cells for Integrated Circuit Layout Optimization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing methods for designing integrated circuit layouts rely heavily on rectangular cells, which can lead to inefficient use of chip area and limited flexibility in accommodating non-rectangular components, such as transistors with different conductivity ratios, resulting in suboptimal circuit performance and increased size.
Innovation Solution
The use of non-rectangular cells with varying geometries, such as polygons with five or more corner points, allows for interlocking configurations that reduce chip area usage and enable better placement of components, while also allowing for varied transistor geometries to optimize signal transitions and reduce leakage currents.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If rectangular cells are used for layout design, then manufacturing simplicity is improved, but chip area efficiency deteriorates
Solution Approach 1:
The patent applies asymmetry by transitioning from traditional rectangular cells to non-rectangular polygonal cells with varying numbers of corner points (5 or more). This asymmetric geometric approach allows cells to conform more precisely to the actual arrangement of transistors and circuit components, eliminating wasted space while maintaining manufacturability through standardized polygon-based design rules.
Solution Approach 2:
The patent changes the geometric parameters of layout cells from fixed rectangular shapes to variable polygonal shapes with different numbers of corners and configurations. This parameter variation enables optimization of chip area for different circuit requirements while maintaining compatibility with standard fabrication processes through updated design rule sets.
2Area of stationary object
If non-rectangular cells are used, then chip area efficiency is improved, but device complexity increases
Solution Approach 1:
The patent segments the layout into standardized polygonal cells, each representing a functional unit with a specific number of corner points. This segmentation approach manages complexity by breaking down the overall layout into reusable, predefined geometric modules that can be systematically arranged and connected according to circuit requirements.
Solution Approach 2:
The patent creates universal polygonal cell templates that can serve multiple functions across different circuit designs. These standardized cells with 5 or more corner points can represent various functional blocks (logic gates, memory elements, etc.) and be reused throughout the layout, reducing overall design complexity through consistency and modularity.
3Productivity
If standardized rectangular cells are used, then design efficiency is improved, but adaptability to non-rectangular components deteriorates
Solution Approach 1:
The patent applies local quality by allowing different polygonal cell types with specific corner point configurations to be used in different locations based on the local circuit requirements. Each cell's geometry can be optimized for its specific function (e.g., 5-corner cells for certain logic gates, 6-corner cells for memory elements), providing local adaptability while maintaining overall design efficiency through standardized processes.
Solution Approach 2:
The patent uses asymmetric polygonal shapes with 5 or more corner points to better match the actual physical arrangement of transistors and interconnects in modern semiconductor devices. This asymmetric geometry provides superior adaptability to non-rectangular component layouts compared to traditional rectangular cells, enabling more accurate and efficient representation of diverse circuit elements.
Data Source
AI summary
Various methods for determining a layout of an integrated circuit are described. For example, a method is described comprising determining a layout of an integrated circuit comprising a plurality of functional cells, wherein a maximum extent of each of the cells in a first direction is identical and wherein an outer boundary of a first cell of the plurality of cells forms a first polygon with at least five corner points; and storing data representing the layout on a computer-readable medium. Integrated circuits in accordance with the layout are also described.