POR Ladder Circuit Biasing for Wide Supply Voltage Reset

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Power-on reset (POR) circuits face challenges in supporting a wide range of supply voltages while maintaining a low circuit area and quiescent current draw, which is essential for efficient and cost-effective semiconductor device initialization.

Innovation Solution

The proposed POR circuit employs a primary ladder circuit and a secondary ladder circuit, where the secondary ladder circuit biases the primary ladder circuit as a current source or switch based on the supply voltage threshold, utilizing MOSFET or BJT transistors, and includes a comparator and buffer circuit to generate a reset signal effectively across varying voltage levels.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If a POR circuit is designed to support a wide range of supply voltages, then the adaptability is improved, but the circuit area increases

Engineering Contradiction:
Improvesupply voltage rangeVSAvoidcircuit area
Core Design Contradiction:
Adaptability or versatilityVSArea of stationary object

Solution Approach 1:

The POR circuit is designed with a universal structure that can operate across multiple supply voltage domains (e.g., 1.8V to 5.5V) without requiring separate circuits for each voltage range. The circuit uses voltage-independent reference generation and scalable transistor sizing to achieve multi-functionality, allowing the same circuit topology to serve diverse voltage requirements in different applications.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The circuit employs parameter scaling techniques where transistor widths and lengths are adjusted proportionally to the supply voltage to maintain consistent performance characteristics. By changing geometric parameters rather than circuit topology, the design achieves wide voltage support without proportionally increasing circuit area.

Inventive Principle:
Principle #35Parameter changes

2Adaptability or versatility

If a POR circuit is designed to support a wide range of supply voltages, then the adaptability is improved, but the quiescent current draw increases

Engineering Contradiction:
Improvesupply voltage rangeVSAvoidquiescent current draw
Core Design Contradiction:
Adaptability or versatilityVSUse of energy by stationary object

Solution Approach 1:

The circuit dynamically adjusts operating parameters such as bias currents and transistor gate voltages based on the detected supply voltage level. This parameter adaptation allows the circuit to maintain low quiescent current across the full voltage range by optimizing the operating point for each voltage domain, preventing excessive current draw that would otherwise occur with fixed-parameter designs.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The POR circuit incorporates dynamic biasing mechanisms that automatically adjust circuit operating conditions in response to supply voltage changes. Transistors transition between different operating regions (cutoff, triode, saturation) based on voltage levels, enabling the circuit to adapt its power consumption characteristics dynamically rather than maintaining constant high current for all voltage conditions.

Inventive Principle:
Principle #15Dynamics

3Area of stationary object

If the circuit area is reduced to meet design requirements, then the manufacturing cost is reduced, but the ability to support wide supply voltage range is compromised

Engineering Contradiction:
Improvecircuit areaVSAvoidsupply voltage range
Core Design Contradiction:
Area of stationary objectVSAdaptability or versatility

Solution Approach 1:

The POR circuit is divided into functional segments (reference generation, voltage detection, reset signal generation) that can be independently optimized. Each segment uses minimal area-efficient components while contributing to the overall voltage-range capability. This segmentation allows the circuit to achieve wide voltage support through coordinated function rather than through area-intensive redundant structures.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The design moves from two-dimensional area expansion to utilizing voltage-domain dimensionality. Instead of adding more circuit elements in the spatial domain to handle different voltages, the circuit exploits the voltage dimension itself as a control parameter, using the supply voltage level to selectively activate or configure different operating modes within the same physical circuit footprint.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

4Use of energy by stationary object

If the quiescent current draw is reduced to lower power consumption, then the power efficiency is improved, but the voltage detection accuracy may be compromised

Engineering Contradiction:
Improvequiescent current drawVSAvoidvoltage trip level detection accuracy
Core Design Contradiction:
Use of energy by stationary objectVSMeasurement precision

Solution Approach 1:

The voltage detection mechanism uses the supply voltage itself as the bias source for the detection transistors, eliminating the need for separate high-current bias circuits. The circuit serves its own biasing needs through self-generated references and feedback, achieving accurate voltage trip-level detection while maintaining low quiescent current by avoiding redundant power-consuming bias networks.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS11601123B1Power-on reset (POR) circuit
Publication Date: 2023.03.07 NXP BV
  • US11601123B1 patent drawing
  • US11601123B1 patent drawing
  • US11601123B1 patent drawing

AI summary

Embodiments of power-on reset (POR) circuits are described. In one embodiment, a POR circuit includes a primary ladder circuit connected to a supply voltage and configured to generate a reference signal for a reset signal in response to the supply voltage and a secondary ladder circuit connected to the supply voltage and configured to bias the primary ladder circuit in response to the supply voltage.