Porous Dielectric Capacitor Wire for Compact High-Capacitance Integration

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The limitation of fabrication and mounting of multi-layer ceramic capacitors restricts their compactness and integration in electronic devices, hindering their miniaturization and increased capacitance.

Innovation Solution

A capacitor wire with a core electrode line, an outer electrode line, and a dielectric line having a porous structure with holes, allowing for a compact size and high capacitance, and facilitating easy mounting and integration on a substrate.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Volume of moving object

If multi-layer ceramic capacitor size is reduced to achieve compactness, then compactness is improved, but fabrication and mounting limitations worsen

Engineering Contradiction:
Improvecapacitor sizeVSAvoidfabrication and mounting
Core Design Contradiction:
Volume of moving objectVSEase of manufacture

Solution Approach 1:

The capacitor is segmented into distinct functional layers: a porous dielectric layer for capacitance function, and a non-porous barrier layer for electrical isolation. This segmentation allows each layer to be optimized independently, enabling compact size while maintaining manufacturability through specialized fabrication processes for each layer type.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The dielectric layer is designed with a porous structure that provides high surface area and capacitance in a reduced volume. The porous configuration enables increased charge storage capacity without proportionally increasing the overall capacitor size, thus achieving compactness while maintaining electrical performance.

Inventive Principle:
Principle #31Porous materials

2Volume of moving object

If multi-layer ceramic capacitor size is reduced, then compactness is improved, but capacitance increases are restricted

Engineering Contradiction:
Improvecapacitor sizeVSAvoidcapacitance
Core Design Contradiction:
Volume of moving objectVSQuantity of substance

Solution Approach 1:

The porous dielectric layer provides high surface area within a compact volume, enabling increased capacitance without proportionally increasing size. The porous structure allows more charge storage sites to be packed into a smaller space, directly addressing the contradiction between compactness and capacitance.

Inventive Principle:
Principle #31Porous materials

Solution Approach 2:

The capacitor uses a composite structure combining porous dielectric material for capacitance with non-porous barrier material for electrical isolation. This composite approach allows the porous portion to maximize capacitance density while the barrier portion ensures proper electrical function, achieving both compactness and high capacitance.

Inventive Principle:
Principle #40Composite materials

3Adaptability or versatility

If capacitor wire is mounted on substrate, then integration is improved, but mounting complexity increases

Engineering Contradiction:
ImproveintegrationVSAvoidmounting
Core Design Contradiction:
Adaptability or versatilityVSEase of manufacture

Solution Approach 1:

The capacitor wire structure is designed to serve multiple functions: the porous dielectric layer provides capacitance, the barrier layer provides electrical isolation, and the overall wire configuration enables both mounting on substrates and integration into electronic devices. This multi-functionality allows a single structure to achieve integration while simplifying the mounting process through standardized wire-based attachment methods.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS12614667B2Capacitor wire having porous structure in dielectric line and electronic device including the same
Publication Date: 2026.04.28 SAMSUNG ELECTRONICS CO LTD
  • US12614667B2 patent drawing
  • US12614667B2 patent drawing
  • US12614667B2 patent drawing

AI summary

Disclosed are capacitor wires and electronic devices including the same. The capacitor wire comprises a core electrode line having a wire shape extending in a length direction, an outer electrode line that covers at least a portion of the core electrode line and extends in the length direction of the core electrode line, and a dielectric line between the core electrode line and the outer electrode line and extending in the length direction of the core electrode line. The dielectric line has a porous structure including a plurality of holes.