Configurable Port Error Threshold for IEEE-1394 Bus Stability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

IEEE-1394 serial bus technology experiences node-to-node disconnects due to invalid character detection during normal operation, caused by signal disturbances like EMI pulses and erroneous PHY state-machine execution, with limited diagnostic control and error recovery capabilities.

Innovation Solution

A customizable verification limit mode is introduced, allowing adjustment of the Port Error counter threshold through programmable PHY registers, enabling dynamic error detection and reducing unnecessary Bus Resets by extending the default error count limit from 4 to a configurable value up to 32640, ensuring robust node operation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If the Port Error Monitor uses a fixed default error count limit of 4, then the system maintains strict error detection sensitivity, but the system experiences unnecessary node-to-node disconnects and Bus Resets during temporary signal disturbances

Engineering Contradiction:
Improveerror detection sensitivityVSAvoidnode operation stability
Core Design Contradiction:
Measurement precisionVSReliability

Solution Approach 1:

The patent applies the Dynamics principle by transforming the static, fixed error count limit into a dynamic, configurable parameter. The Port Error Monitor's threshold is no longer hardcoded at 4 but can be adjusted through PHY layer registers, allowing the system to adapt the sensitivity level based on operational requirements and environmental conditions, thereby resolving the contradiction between strict error detection and operational stability

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent implements Parameter changes by modifying the error count threshold parameter from a fixed value to a configurable range. By allowing the error limit parameter to be changed according to different operational contexts (e.g., avionic systems versus consumer electronics), the system can optimize between detection sensitivity and false positive rate, eliminating unnecessary disconnects while maintaining appropriate error monitoring

Inventive Principle:
Principle #35Parameter changes

2Reliability

If the Port Error Monitor detects invalid characters strictly, then the system ensures high data integrity, but the system generates excessive Bus Resets and disconnects during normal operation with temporary disturbances

Engineering Contradiction:
Improvedata integrityVSAvoidbus operation continuity
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent applies Dynamics by making the error detection threshold adjustable rather than fixed. This allows the system to dynamically balance between strict data integrity enforcement and maintaining operational continuity, particularly useful during temporary disturbances like EMI pulses where strict detection would cause unnecessary disruptions to normal bus operations

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

By changing the error count limit parameter from a static default of 4 to a configurable value, the system can adjust its tolerance for invalid characters based on operational context. This parameter change enables the system to maintain high data integrity requirements while avoiding excessive Bus Resets during transient signal quality issues

Inventive Principle:
Principle #35Parameter changes

3Device complexity

If the IEEE-1394 standard provides limited diagnostic control registers, then the system maintains simplicity and standard compliance, but the system lacks sufficient error recovery functionality and diagnostic information

Engineering Contradiction:
Improvediagnostic register structureVSAvoiderror recovery capability
Core Design Contradiction:
Device complexityVSAdaptability or versatility

Solution Approach 1:

The patent applies the Universality principle by making the existing Port Error Monitor serve multiple functions. By configuring the same monitor structure with adjustable thresholds, it can adapt to different error tolerance requirements of various applications (e.g., strict avionic systems versus more tolerant consumer electronics), thereby providing enhanced adaptability without adding separate diagnostic structures

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent implements Preliminary action by pre-configuring the error threshold parameter before the Port Error Monitor begins operation. This allows the system to establish appropriate error tolerance levels in advance based on the specific application requirements, enabling the single monitor structure to provide customized error recovery functionality tailored to different operational contexts

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS11334515B1Method for enhancing port error monitoring in IEEE-1394 high-performance serial bus
Publication Date: 2022.05.17 DAPHLDG
  • US11334515B1 patent drawing
  • US11334515B1 patent drawing
  • US11334515B1 patent drawing

AI summary

A method for enabling and disabling Port Error detection and customizing corresponding error count threshold values. The method allows for adjustment of signal error verification thresholds before a connected port signals a loss of connection due to corrupted characters detected during normal operation and initialization on an IEEE-1394 serial bus. Also, the method customizes the limits for a Loss of Synchronization transition and reduces the probability for Bus Resets. Further, the method provides for a more stable bus operation, which is critical for usage in tight-looped and low-latency control systems.