Posit Format Conversion Circuitry for Multi-User Network Processing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current computing systems in multi-user networks face limitations in performing arithmetic and logical operations due to finite resources, particularly in terms of memory and processing, which can be exacerbated by the inefficiencies of the floating-point format, leading to constraints on accuracy, speed, and resource utilization.

Innovation Solution

The implementation of hardware circuitry that converts bit strings from floating-point format to posit format, allowing for improved accuracy, precision, and faster operations by leveraging the posit format's broader dynamic range and reduced storage requirements, along with the use of acceleration circuitry to perform arithmetic and logical operations within multi-user networks.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If floating-point format is used for arithmetic operations, then compatibility with existing systems is maintained, but processing speed and resource utilization are limited

Engineering Contradiction:
Improveprocessing speedVSAvoidresource utilization
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The patent changes the numerical representation parameter from IEEE 754 floating-point format to posit format. This parameter change enables the same bit width to represent a broader dynamic range and achieve higher precision, thereby improving processing speed and resource utilization without increasing device complexity

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent replaces the conventional floating-point arithmetic mechanism with a posit-based arithmetic mechanism. The posit format's structure (sign bit, regime bits, exponent bits, mantissa bits) enables more efficient hardware implementation of arithmetic operations, leading to faster processing and better resource utilization

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

2Measurement precision

If floating-point format is used, then standard arithmetic operations can be performed, but accuracy and precision are constrained

Engineering Contradiction:
ImproveaccuracyVSAvoidstorage requirements
Core Design Contradiction:
Measurement precisionVSQuantity of substance

Solution Approach 1:

The patent changes the format parameter from floating-point to posit, which fundamentally alters how precision is achieved. The posit format uses a different bit allocation strategy (regime bits instead of biased exponent) that provides higher precision for the same bit width, improving accuracy without increasing storage requirements

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The posit format introduces asymmetry in the bit structure with the regime field that can vary in length and interpretation based on the value being represented. This asymmetric structure allows optimal use of available bits to maximize precision and accuracy while maintaining compact storage

Inventive Principle:
Principle #4Asymmetry

3Productivity

If more resources are allocated for arithmetic operations, then processing capacity increases, but resource efficiency decreases due to floating-point limitations

Engineering Contradiction:
Improveprocessing capacityVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSLoss of energy

Solution Approach 1:

By changing the numerical format parameter to posit, the patent enables more arithmetic operations to be completed with the same computational resources. The posit format's structure allows for more efficient hardware implementation of arithmetic logic, increasing processing capacity while reducing the energy cost per operation

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS11875150B2Converting floating-point bit strings in a multi-user network
Publication Date: 2024.01.16 MICRON TECHNOLOGY INC
  • US11875150B2 patent drawing
  • US11875150B2 patent drawing
  • US11875150B2 patent drawing

AI summary

Systems, apparatuses, and methods related to arithmetic and logical operations in a multi-user network are described. Circuitry may be part of a pool of shared computing resources in a multi-user network. Data (e.g., one or more bit strings) received by the circuitry may be selectively operated upon. The circuitry can perform operations on data to convert the data between one or more formats, such as floating-point and/or universal number (e.g., posit) formats and can further perform arithmetic and/or logical operations on the converted data. For instance, the circuitry may be configured to receive a request to perform an arithmetic operation and/or a logical operation using at least one posit bit string operand. The request can include a parameter corresponding to performance of the operation. The circuitry can perform the arithmetic operation and/or the logical operation based, at least in part, on the parameter.