Post-ECC Error Correction for Remaining Transmission Errors

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing error correction methods in electronic devices are inefficient in securely correcting remaining errors in data transmission, leading to increased data re-transmission rates and decreased channel bandwidth.

Innovation Solution

An error correction device that includes a receiver, an ECC decoder, a CRC checker, and a post ECC decoder, which performs remaining error correction based on error correction result information to securely correct errors in data transmission.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional ECC correction is performed without post-ECC processing, then the device complexity is low, but the reliability of error correction is insufficient leading to data re-transmission

Engineering Contradiction:
Improveerror correction reliabilityVSAvoiddevice complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The error correction process is segmented into two distinct stages: first ECC decoding to correct obvious errors, then post-ECC decoding to handle remaining errors. This segmentation allows each decoder to be optimized for its specific function, improving overall reliability while managing complexity through modular architecture

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The first ECC decoder performs preliminary error correction before the post-ECC decoder processes remaining errors. By addressing obvious errors first, the system reduces the error burden on the second stage, enabling more reliable final correction without requiring either decoder to handle the full error load alone

Inventive Principle:
Principle #10Preliminary action

2Reliability

If data re-transmission is requested when errors are detected, then the reliability is maintained through re-transmission, but the productivity decreases due to time loss

Engineering Contradiction:
Improvedata transmission reliabilityVSAvoiddata transmission efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The system performs self-service error correction by incorporating a post-ECC decoder that autonomously handles remaining errors without requiring external re-transmission requests. This self-correcting capability maintains reliability while eliminating the productivity loss associated with re-transmission protocols

Inventive Principle:
Principle #25Self-service

3Reliability

If multiple decoding stages are implemented, then the reliability of error correction improves, but the processing time increases

Engineering Contradiction:
Improveerror correction reliabilityVSAvoidprocessing time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The first ECC decoder handles the majority of error correction needs through partial action on obvious errors, allowing the post-ECC decoder to focus only on remaining errors. This division prevents either stage from requiring excessive processing time while achieving comprehensive correction

Inventive Principle:
Principle #16Partial or excessive action

Solution Approach 2:

The system skips time-consuming re-transmission protocols by implementing rapid successive decoding stages. The post-ECC decoder rushes through the correction of remaining errors using streamlined processing, maintaining reliability without the time penalty of external re-transmission cycles

Inventive Principle:
Principle #21Skipping (Rushing through)

Data Source

PatentUS12323165B2Error correction device and error correction method
Publication Date: 2025.06.03 SAMSUNG ELECTRONICS CO LTD
  • US12323165B2 patent drawing
  • US12323165B2 patent drawing
  • US12323165B2 patent drawing

AI summary

A device includes a receiver configured to receive a plurality of Error Correction Code (ECC) codewords transmitted from an external device through a channel including one or more lanes; an ECC decoder configured to generate a plurality of post ECC codewords by performing error correction with respect to the plurality of ECC codewords and generating a first cyclic redundancy check (CRC) codeword based on the plurality of post ECC codewords; a CRC checker configured to determine whether an error exists in the first CRC codeword; and a post ECC decoder configured to, when it is determined that the error exists in the first CRC codeword, generate a second CRC codeword by estimating a remaining error position based on error correction result information received from the ECC decoder and performing remaining error correction with respect to the plurality of post ECC codewords based on the remaining error position.