Power Amplifier Die Layout for Feedback Capacitance Stability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing power amplifier devices, particularly those using LDMOS transistors, face challenges in mitigating the impact of feedback capacitance on stability, especially at higher power levels and frequencies above 1 GHz.
Innovation Solution
The power amplifier device incorporates a semiconductor die with integrated coupled lines and a shunt network that includes bondwires and a capacitor, designed to resonate with the output capacitance at operational frequencies, thereby improving stability control.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If bondwires are used to connect the power transistor to input and output leads, then electrical connections are established, but inductive coupling between bondwires creates feedback that deteriorates stability
Solution Approach 1:
The patent introduces coupled lines as intermediary elements between the bondwires and the input/output leads. These coupled lines act as mediators that provide capacitive coupling to counterbalance the inductive coupling generated by the bondwires, thereby mitigating the feedback effect and improving stability without removing the bondwire connections
Solution Approach 2:
The patent employs feedback capacitance through the coupled lines structure to counteract the harmful feedback caused by bondwire inductance. By carefully designing the capacitive coupling between the coupled lines, the system creates a compensating feedback path that reduces the net feedback and improves overall stability
2Power
If LDMOS transistors operate at power levels of 100 W and frequencies above 1 GHz, then high power output is achieved, but the negative impact of feedback capacitance on stability increases
Solution Approach 1:
The patent changes the electrical parameters of the connection system by introducing coupled lines with specific capacitance values. This parameter change creates a compensating capacitive effect that counterbalances the frequency-dependent inductive coupling, allowing high power operation while maintaining stability across the frequency range
3Reliability
If the overlap between bondwires is varied to mitigate feedback capacitance, then some stability improvement is achieved, but sufficient mitigation for current and future applications cannot be obtained
Solution Approach 1:
The patent moves from a single-dimensional solution (varying bondwire overlap) to a multi-dimensional approach by introducing coupled lines that provide an additional capacitive coupling dimension. This allows simultaneous optimization for current applications and future high-power, high-frequency applications
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The use of coupled lines enhances capacitive coupling and spatial localization, effectively mitigating the negative impact of feedback capacitance on stability, leading to improved performance in high-power, high-frequency applications.
Implementation Method 1
an inductance associated with the plurality of first bondwires and a capacitance associated with the first capacitor is such that at or close to an operational frequency of the power amplifier device the shunt network resonates with the output capacitance
Implementation Method 2
The use of coupled lines enhances capacitive coupling and spatial localization, effectively mitigating the negative impact of feedback capacitance on stability
Data Source
AI summary
Example embodiments relate to power amplifier devices and semiconductor dies. One example power amplifier device includes a semiconductor die having a first input terminal and a first output terminal. The power amplifier device also includes a power transistor integrated on the semiconductor die and including a second input terminal and a second output terminal arranged at an input side and output side of the power transistor, respectively. The power transistor has an output capacitance. Further, the power amplifier device includes a shunt network that includes a plurality of first bondwires arranged in series with a first capacitor. The first capacitor is arranged near the input side of the power transistor. At one end of the shunt network one end of the plurality of first bondwires is coupled to the second output terminal. Additionally, the power amplifier includes a pair of coupled lines formed on the semiconductor die.