Power-Efficient Crest Factor Reduction with Predictive Peak Gating

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Power amplifiers in base stations experience reduced efficiency and increased power consumption due to high peak-to-average power ratio (PAR) in transmit signals, leading to out-of-band emissions and spectral mask violations, which existing Crest Factor Reduction (CFR) techniques fail to address efficiently.

Innovation Solution

Implementing a Crest Factor Reduction (CFR) circuitry with peak neighborhood analyzers, peak detection, and cancellation phasor control to predict peak absence, enabling selective gating of circuit components and applying peak corrections, thereby reducing power consumption and improving efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Power

If Crest Factor Reduction (CFR) operations are applied to improve power amplifier efficiency and dynamic range, then power amplifier efficiency and RMS power are improved, but power consumption of CFR operations becomes significant

Engineering Contradiction:
Improvepower amplifier efficiencyVSAvoidpower consumption of CFR operations
Core Design Contradiction:
PowerVSUse of energy by moving object

Solution Approach 1:

The patent applies preliminary action by using a peak neighborhood analyzer to predict the presence of peaks before the actual peak detection and CFR processing occurs. This allows the system to prepare and condition signals in advance, enabling selective gating of subsequent processing stages to avoid unnecessary power consumption when no peaks are present.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent implements dynamics by making the CFR processing adaptive and conditional rather than continuous. The system dynamically adjusts its operation based on real-time signal analysis, enabling or disabling CFR processing only when peaks are detected or predicted, thereby optimizing the balance between power amplifier efficiency and CFR power consumption.

Inventive Principle:
Principle #15Dynamics

2Object-affected harmful factors

If continuous peak detection and CFR processing are performed to maintain signal quality, then out-of-band emissions and spectral mask violations are reduced, but power consumption increases

Engineering Contradiction:
Improveout-of-band emissionsVSAvoidpower consumption
Core Design Contradiction:
Object-affected harmful factorsVSUse of energy by moving object

Solution Approach 1:

The patent applies periodic action by implementing continuous monitoring through the peak neighborhood analyzer while performing actual CFR processing only periodically when peaks are detected. This creates a rhythm of light monitoring combined with intensive processing only when necessary, reducing overall power consumption while maintaining signal quality.

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The patent extracts the essential monitoring function from the full CFR processing chain. The peak neighborhood analyzer continuously monitors for peak conditions and extracts only the necessary information to gate the more power-intensive CFR processing, separating the low-power monitoring function from the high-power correction function.

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS12407557B2Power efficient crest factor reduction
Publication Date: 2025.09.02 TEXAS INSTRUMENTS INC
  • US12407557B2 patent drawing
  • US12407557B2 patent drawing
  • US12407557B2 patent drawing

AI summary

Crest factor reduction circuitry includes: a peak neighborhood analyzer; peak detection circuitry and a controller. The peak neighborhood analyzer is configured to: receive an input signal; analyze the input signal to determine whether a peak larger than a target threshold is expected within an interval; and provide a first control signal responsive to determining that a peak larger than the target threshold is expected within the interval. The controller is configured to: receive the first control signal; and gate a clock or data to the peak detection circuitry responsive to the first control signal.