Power Management Circuitry for Dynamic Current Limit Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional power management circuits in battery-powered electronic devices are large and less power efficient due to their size being determined by peak current requirements, leading to inefficiencies and potential overheating from excessive current draw.

Innovation Solution

Implementing a power management circuitry that dynamically adjusts the clock frequency and current limits in response to current and voltage thresholds, using a multi-stage performance management approach to maintain load regulation and prevent voltage droop, with adaptive current limit management to optimize component protection and efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Power

If power supply components are sized to handle peak current requirements, then current handling capability is improved, but component size increases and power efficiency decreases

Engineering Contradiction:
Improvecurrent handling capabilityVSAvoidpower efficiency
Core Design Contradiction:
PowerVSLoss of energy

Solution Approach 1:

The patent implements dynamic current limit adjustment where the power management circuitry modifies the current limit based on real-time operating conditions. The current limit transitions from a fixed peak value to a dynamically adjusted value that matches actual demand, allowing components to be sized for average rather than peak current while maintaining the ability to handle peaks when needed.

Inventive Principle:
Principle #15Dynamics

2Power

If power supply components are sized to handle peak current requirements, then current handling capability is improved, but component size increases and space efficiency decreases

Engineering Contradiction:
Improvecurrent handling capabilityVSAvoidcomponent size
Core Design Contradiction:
PowerVSArea of moving object

Solution Approach 1:

The system dynamically adjusts the current limit to match actual power supply capacity and demand conditions. This allows the use of smaller power supply components that are sized for average current requirements rather than peak requirements, since the system adapts the current limit in real-time to prevent overload conditions.

Inventive Principle:
Principle #15Dynamics

3Reliability

If clock frequency is reduced to manage excess current, then load regulation is improved, but processing performance decreases

Engineering Contradiction:
Improveload regulationVSAvoidprocessing performance
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent changes the current limit parameter dynamically based on power supply conditions and load requirements. By adjusting the current limit rather than solely relying on clock frequency reduction, the system can maintain better load regulation while minimizing impact on processing performance. The current limit is modified according to power supply capacity, output voltage conditions, and load characteristics.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS10333528B1Power supply power management
Publication Date: 2019.06.25 APPLE INC
  • US10333528B1 patent drawing
  • US10333528B1 patent drawing
  • US10333528B1 patent drawing

AI summary

Power supply topologies can leverage relatively smaller component sizes while meeting the power requirements of loads. In a first stage, a determination is made as to whether a high current limit is exceeded for a first duration, or whether an average current provided exceeds an average current limit, such that a power supply component (e.g., inductor) is thermally stressed. In either event, a clock frequency is reduced by a first factor. In a second stage, a determination is made as to whether an output voltage drops below a voltage threshold. If so, the clock frequency may be further reduced by a second factor.