Power Supply Start-Up Sequencing With Flexible Timing Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing power supply start-up mechanisms lack flexibility and are costly, as they often require synchronized start-ups that can exceed the electrical power source's current capacity and depend on external components for timing adjustments.
Innovation Solution
A power supply start-up sequencing mechanism using logic circuits with a time value generator and comparator to provide activation signals to power supply circuits based on predetermined start timing values, allowing for flexible and low-cost implementation, with the ability to be integrated on a small silicon area.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If synchronized start-up of all power supply circuits is implemented, then all circuits can be activated simultaneously, but the electrical power source cannot supply enough current and circuitry dependencies are not satisfied
Solution Approach 1:
The power supply start-up process is segmented into multiple sequential stages, with each power supply circuit activated at a predetermined time interval rather than simultaneously. The sequencing circuit divides the start-up process into discrete steps, allowing the electrical power source to supply current gradually without being overloaded.
Solution Approach 2:
The sequencing circuit performs preliminary actions by pre-configuring the start-up sequence and timing intervals before activation. The circuitry dependencies are satisfied in advance by determining the correct activation order, ensuring that circuits requiring other circuits to be operational are activated only after their dependencies are met.
2Reliability
If fixed delay timing with external components is used for power sequencing, then timing control is achieved, but the solution is not flexible and requires external capacitors and resistors
Solution Approach 1:
The timing control functionality is merged into the power sequencing circuit itself, eliminating the need for external capacitors and resistors. The sequencing circuit integrates both the sequencing logic and timing control in a single unit, allowing flexible adjustment of timing intervals through internal configuration rather than external component selection.
Solution Approach 2:
The timing intervals between power supply activations are made dynamic and adjustable, allowing the sequencing circuit to adapt to different operational requirements. The predetermined time intervals can be configured for different sequences, providing versatility while maintaining reliable timing control through the integrated circuit design.
3Reliability
If traditional power sequencing circuits are implemented, then power supply sequencing is achieved, but the circuit area on silicon is large and cost is high
Solution Approach 1:
The power sequencing circuit is designed as a universal multi-functional unit that can handle multiple power supply circuits with different timing requirements using a single integrated structure. This eliminates the need for separate sequencing circuits for each power supply, significantly reducing the overall silicon area while maintaining full sequencing functionality.
Solution Approach 2:
The circuit uses configurable parameters to adjust timing intervals and activation sequences without requiring additional hardware components. By changing operational parameters within the integrated circuit rather than adding physical components, the design achieves flexible power sequencing with minimal silicon area occupation.
Data Source
AI summary
A power supply start-up sequencing mechanism for controlling activation of a plurality of power supply circuits with a predetermined timing is disclosed. The mechanism comprises a time value generator arranged to provide a time value signal; and for each of the power supply circuits, a logic circuit arranged to receive the time value signal and from the received signal provide an activation signal to the respective power supply circuit, wherein the respective logic circuit is associated with a start timing value for the respective power supply circuit such that the activation signal is provided when the associated start timing value coincides with the received time value signal. An apparatus comprising such a mechanism, and a method for controlling activation of a plurality of power supply circuits are also disclosed.