Power Supply Clock Scaling for Current Limit and Voltage Droop
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional power management circuits in battery-powered electronic devices are large and less power efficient due to their size being determined by peak current requirements, leading to inefficiencies and potential overheating from excessive current draw.
Innovation Solution
Implementing a power management circuitry that dynamically adjusts the clock frequency and current limits in response to current and voltage thresholds, using a multi-stage performance management approach to maintain load regulation and reduce voltage droop, thereby improving energy efficiency and thermal protection.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If power supply components are sized to handle peak current requirements, then the power supply can meet maximum current demands, but the components become relatively large and compete for space in the electronic device
Solution Approach 1:
The patent implements dynamic clock frequency adjustment based on current draw conditions. The power management circuitry monitors current levels and adjusts the clock frequency of the load circuit accordingly, allowing the system to use smaller power supply components while maintaining the ability to handle peak currents through frequency scaling rather than relying solely on oversized components
Solution Approach 2:
The system changes operational parameters by adjusting clock frequency in response to current conditions. When current draw is high, the clock frequency is reduced to prevent overheating and voltage droop, while when current draw is low, the frequency can be increased to improve performance. This parameter change allows smaller components to suffice
2Reliability
If power supply components are sized to handle peak current requirements, then the power supply can meet maximum current demands, but the components become less power efficient
Solution Approach 1:
The patent implements dynamic clock frequency adjustment based on current draw conditions. The power management circuitry monitors current levels and adjusts the clock frequency of the load circuit accordingly, allowing the system to use smaller power supply components while maintaining the ability to handle peak currents through frequency scaling rather than relying solely on oversized components
Solution Approach 2:
The system changes operational parameters by adjusting clock frequency in response to current conditions. When current draw is high, the clock frequency is reduced to prevent overheating and voltage droop, while when current draw is low, the frequency can be increased to improve performance. This parameter change allows smaller components to suffice
3Power
If high current is drawn continuously, then the power supply can meet high power demands, but voltage droop increases and load regulation is compromised
Solution Approach 1:
The patent implements a feedback mechanism where the power management circuitry monitors current draw and output voltage conditions. When excessive current is detected or voltage droop occurs, the system responds by reducing the clock frequency of the load circuit. This feedback loop maintains load regulation by dynamically adjusting operational parameters based on real-time conditions
Solution Approach 2:
The patent implements dynamic clock frequency adjustment based on current draw conditions. The power management circuitry monitors current levels and adjusts the clock frequency of the load circuit accordingly, allowing the system to use smaller power supply components while maintaining the ability to handle peak currents through frequency scaling rather than relying solely on oversized components
Data Source
AI summary
Power supply topologies can leverage relatively smaller component sizes while meeting the power requirements of loads. In a first stage, a determination is made as to whether a high current limit is exceeded for a first duration, or whether an average current provided exceeds an average current limit, such that a power supply component (e.g., inductor) is thermally stressed. In either event, a clock frequency is reduced by a first factor. In a second stage, a determination is made as to whether an output voltage drops below a voltage threshold. If so, the clock frequency may be further reduced by a second factor.