Pre-charge Control Circuit for Semiconductor Read Operations
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Semiconductor memory devices face challenges in efficiently performing read operations due to limitations in signal transmission and reception between internal and external circuits, particularly in pre-charging internal nodes connected to pipe circuits.
Innovation Solution
The implementation of a pre-charge control circuit that generates selective pre-charge signals based on output control signals to pre-charge internal nodes, combined with a data processing circuit that latches and outputs data, and a pipe control circuit that manages input and output control signals to optimize data transmission during read operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If pipe circuits are used to increase signal transmission capacity, then data transmission efficiency is improved, but loading on internal nodes increases causing read operation delays
Solution Approach 1:
The patent applies preliminary action by pre-charging internal nodes before data transmission through pipe circuits. The pre-charge control circuit generates pre-charge signals to set internal nodes to a predetermined voltage level in advance, ensuring they are ready to receive incoming data signals without delay. This preliminary preparation eliminates waiting time during read operations while maintaining the high data transmission capacity provided by multiple pipe circuits.
2Quantity of substance
If multiple internal nodes are connected to pipe circuits, then signal transmission capacity is increased, but loading on nodes increases reducing operation speed
Solution Approach 1:
The patent applies parameter changes by dynamically adjusting the voltage level of internal nodes through pre-charge signals. By changing the voltage parameter of internal nodes to a predetermined level before data arrival, the circuit optimizes its readiness state. This parameter adjustment ensures that nodes can quickly transition to receive data signals, maintaining high operation speed despite having multiple nodes connected to pipe circuits for increased transmission capacity.
Data Source
AI summary
An electronic device includes a pre-charge control circuit configured to generate first and second pre-charge signals with pulses that are selectively generated based on a first and second output control signals that are generated during a read operation, and a data processing circuit configured to pre-charge one of first and second internal nodes based on the first and second pre-charge signals, latch internal data based on first and second input control signals, and output data that is generated from the latched internal data to an external device based on the first and second output control signals. The data is generated from the internal data that is transmitted through one of the first and second internal nodes.