Pre-Emphasis Buffer Circuit for Wider Slew Rate Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional pre-emphasis circuits face limitations in controlling the slew rate of output signals, leading to reduced amplitude of high-frequency components due to low pass filter characteristics in transmission lines, resulting in inter-symbol interference (ISI) jitter.
Innovation Solution
A pre-emphasis circuit comprising a first and second buffer, each controlling the slew rates of main and sub-input signals using control signals, and an output driver that generates signals with opposite phases using at least two control signals, allowing for increased voltage steps and improved pre-emphasis control.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If conventional pre-emphasis circuits are used to increase high-frequency component amplitude, then pre-emphasis effect is achieved, but the slew rate control range is limited and voltage step control is insufficient
Solution Approach 1:
The pre-emphasis circuit is segmented into multiple independent buffers (first buffer, second buffer, third buffer, fourth buffer) each with independent control signals (CON1, CON2, CON3, CON4). This segmentation allows each buffer to contribute independently to the overall pre-emphasis effect, enabling finer control over the voltage steps and slew rates. The segmented architecture transforms a single-stage pre-emphasis into a multi-stage process with enhanced control granularity.
Solution Approach 2:
The circuit employs dynamic control of slew rates through multiple control signals that can independently adjust the switching behavior of each buffer. The control signals enable dynamic adjustment of the pre-emphasis magnitude by controlling when and how each buffer switches, thereby dynamically expanding the controllable voltage step range and adapting to different signal conditions.
2Manufacturing precision
If multiple control signals are used to increase voltage step range, then pre-emphasis control is improved, but device complexity increases
Solution Approach 1:
The circuit divides the pre-emphasis function into four separate buffer stages, each controlled by its own control signal. This segmentation allows the complex control function to be distributed across multiple simple, identical modules rather than requiring a single complex control mechanism, thereby managing device complexity through modular repetition.
Solution Approach 2:
The invention changes the control parameter from a single control signal to multiple control signals (CON1, CON2, CON3, CON4), each independently controlling a buffer stage. This parameter change enables broader voltage step control range while maintaining relatively simple individual buffer structures, balancing control precision with device complexity.
3Reliability
If transmission line low pass filter characteristics are present, then high-frequency components are attenuated, but signal fidelity deteriorates causing ISI jitter
Solution Approach 1:
The pre-emphasis circuit performs preliminary amplification of high-frequency components before the signal enters the transmission line. By applying pre-emphasis in advance (hence the name), the circuit compensates for the anticipated high-frequency attenuation that will occur during transmission, ensuring that the signal arrives at the receiver with adequate high-frequency content for reliable detection.
Solution Approach 2:
The pre-emphasis circuit applies a preliminary counter-action to the harmful high-frequency attenuation effect. By boosting the high-frequency components before transmission, the circuit pre-compensates for the low-pass filter characteristics of the transmission line, effectively counteracting the attenuation that will occur and preventing ISI jitter.
Data Source
AI summary
A pre-emphasis circuit capable of controlling the slew rate of a signal output from a buffer that transfers the output signal to an output driver to increase the range of a controllable voltage step includes a first buffer, a second buffer, and an output driver. The first buffer buffers first and second main input signals having phases opposite to each other, outputs first and second main output signals, and controls slew rates of the first and second main output signals using at least one main control signal. The second buffer buffers first and second sub-input signals having phases opposite to each other, outputs first and sub-output signals, and controls slew rates of the first and second sub-output signals using at least one sub-control signal. The output driver generates first and second output signals having opposite phases using at least two control signals and the output signals of the first and second buffers.