Charge Sharing Circuit for Precharged Memory Line Switching
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In memory systems, precharging lines to logic high levels results in significant power consumption, especially in long lines, as the charge required to maintain these levels is wasted when switching to logic low, leading to inefficiencies in battery-powered devices.
Innovation Solution
A charge sharing circuit is introduced to share charge between complementary lines based on a comparison of data signals, reducing the voltage needed to switch between logic levels by distributing charge evenly, thereby minimizing power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If lines are precharged to logic high levels, then data signals can be provided between devices over lines, but power consumption increases due to charge wastage when switching to logic low
Solution Approach 1:
The patent applies preliminary action by precharging only selected lines to logic high levels based on prediction logic that forecasts which lines will need to drive logic high signals. This selective precharging in advance avoids charging lines that will subsequently discharge, thereby reducing power consumption while maintaining signal transmission reliability.
Solution Approach 2:
The patent changes the parameter of precharge voltage application from universal to selective. By using prediction logic to determine which lines require precharging, the system dynamically adjusts the precharge operation parameters, applying voltage only to necessary lines rather than all lines, thus reducing overall power consumption.
2Length of stationary object
If line length increases, then more data can be transmitted over longer distances, but charge consumption increases due to higher total capacitance
Solution Approach 1:
For long lines with high capacitance, the patent uses prediction logic to identify which lines will require logic high signals before precharging occurs. This preliminary identification ensures that even long lines with large capacitance are only precharged when necessary, preventing wasteful charging and discharging cycles that would be particularly energy-intensive for long lines.
Solution Approach 2:
The patent dynamically adjusts the precharge parameter based on line characteristics and predicted signal requirements. For long lines, the system modifies the precharge operation by applying voltage selectively rather than universally, changing the operational parameters to match the specific needs of each line segment.
3Speed
If operating speed increases, then device performance improves, but power consumption increases due to faster switching operations
Solution Approach 1:
The prediction logic operates in advance of actual signal transmission to precharge only the necessary lines. This preliminary action allows the system to maintain high operating speeds by having lines ready when needed, while avoiding the power consumption of precharging all lines continuously, thus decoupling speed improvement from proportional power consumption increase.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The charge sharing circuit reduces the power required to precharge and drive lines to logic levels, enhancing energy efficiency in memory systems, particularly in fast-operating, battery-powered devices by minimizing charge wastage.
Implementation Method 1
A charge sharing circuit is introduced to share charge between complementary lines based on a comparison of data signals, reducing the voltage needed to switch between logic levels by distributing charge evenly
Data Source
AI summary
Apparatuses and methods for charge sharing between signal lines are disclosed. An example apparatus may include first and second lines and a charge sharing circuit. The charge sharing circuit may be coupled to the first line and the second line and configured to receive a first data signal and a second data signal. The charge sharing circuit may be further configured to cause charge to be shared between the first line and the second line responsive, at least in part, to the first data signal and the second data signal having different logic levels.