Print Component Logic Circuitry for I2C Identity and Resource Management

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current printing systems face challenges in efficiently communicating and managing data between replaceable print apparatus components and the print apparatus, particularly in terms of identity, status, and resource management, due to limitations in existing communication protocols and resource constraints of replaceable components.

Innovation Solution

The implementation of a logic circuitry package that utilizes the I2C protocol to enable communication between a master IC in the print apparatus and slave ICs in replaceable components, allowing for data exchange, command execution, and sensor operations through a microcontroller or secure microcontroller architecture, with addressable logic circuits and memory for secure and reconfigurable communication.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If existing communication protocols are used for data exchange between print apparatus and replaceable components, then communication functionality is provided, but resource constraints and inefficiency in managing identity, status, and resource information occur

Engineering Contradiction:
Improvecommunication efficiencyVSAvoidresource management complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The system divides communication into distinct functional blocks using the I2C protocol framework, separating master control functions from slave component functions. This segmentation allows efficient resource management by assigning specific communication tasks to dedicated logic circuits while reducing overall system complexity through standardized interface protocols.

Inventive Principle:
Principle #1Segmentation

2Adaptability or versatility

If replaceable components include integrated circuitry for communication and monitoring, then functionality and intelligence are improved, but device complexity and manufacturing difficulty increase

Engineering Contradiction:
Improvecomponent functionalityVSAvoidmanufacturing ease
Core Design Contradiction:
Adaptability or versatilityVSEase of manufacture

Solution Approach 1:

The patent implements universal I2C master and slave logic circuits that can serve multiple functions including identity verification, status monitoring, and resource management. This multi-functionality approach allows the same circuit architecture to handle diverse communication tasks, improving adaptability while maintaining manufacturing simplicity through standardized designs.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Reliability

If secure microcontroller architecture is implemented in replaceable components, then authentication and security are enhanced, but device complexity and cost increase

Engineering Contradiction:
Improveauthentication reliabilityVSAvoidcircuitry complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent introduces dedicated secure logic circuits as intermediaries between the microcontroller and external interfaces. These intermediary circuits handle authentication and security functions, protecting the main microcontroller while providing enhanced security. This separation allows security features to be implemented without significantly increasing overall system complexity.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS11364724B2Logic circuitry package
Publication Date: 2022.06.21 HEWLETT PACKARD DEVELOPMENT COMPANY LP
  • US11364724B2 patent drawing
  • US11364724B2 patent drawing
  • US11364724B2 patent drawing

AI summary

A logic circuitry package for a replaceable print apparatus component includes an interface to communicate with a print apparatus logic circuit and at least one logic circuit including a memory storing a reference parameter. The at least one logic circuit is configured to receive, via the interface, a first request sent to a first address to read the reference parameter; and transmit, via the interface, the reference parameter in response to the first request. The at least one logic circuit is configured to receive, via the interface, a second request sent to a second address to implement a task; and implement the task to output a digital value via the interface in response to the second request. The reference parameter corresponds to the digital value.