Probabilistic Digital Delay Measurement for Stable Signal Timing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing digital delay measurement devices face challenges in maintaining a constant delay over time due to production-related and operating condition variations, such as lithographical and chemical changes, and temperature fluctuations, which affect synchronization in high clock rate applications like GPS and computer chips.
Innovation Solution
A feedback mechanism that uses low-frequency sampling to measure and adjust the delay by comparing input and output signals with a probabilistic delay calculation, allowing for accurate delay compensation without requiring two matching delay chains, thereby reducing power consumption and accommodating nonlinearities.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If traditional delay measurement devices are used to maintain constant delay, then delay stability is improved, but device complexity and cost increase due to requiring two matching delay chains
Solution Approach 1:
The patent uses a single delay chain instead of two matching delay chains, eliminating the need to create and match copies of complex delay elements. The measurement is achieved by sampling the input and output signals of one delay chain at different times, avoiding the complexity of dual-chain architecture while maintaining measurement capability
Solution Approach 2:
The patent extracts only the essential measurement function from the complex dual-chain system by using a single delay chain with temporal sampling. The measurement mechanism is separated from the delay function, allowing accurate delay measurement without requiring matched pairs of delay chains, thus reducing device complexity
2Reliability
If traditional delay measurement devices are used to maintain constant delay, then delay stability is improved, but power consumption increases
Solution Approach 1:
The patent employs periodic sampling of the input and output signals at different time points within a single delay chain. This temporal sampling approach replaces the continuous operation of dual-chain systems, reducing power consumption while maintaining the ability to measure and maintain delay stability through periodic measurements and adjustments
3Measurement precision
If high sampling frequency is used for delay measurement, then measurement precision is improved, but device complexity and cost increase
Solution Approach 1:
The patent transitions from spatial differentiation (using multiple parallel delay chains) to temporal differentiation (sampling at different time points within a single delay chain). This dimensional shift allows achieving measurement precision without increasing device complexity, as the same physical hardware is used at different moments in time rather than requiring multiple simultaneous paths
Data Source
Figure 1~2
Figure 3~4
AI summary
A method and a corresponding device for providing a delay value of a communication electronic unit. A digital input signal is delayed by a delay element. The input and the output signals of the delay element are sampled and the sampled signals are compared. A mismatch counter is incremented when the amplitudes of the sampled signals are not equal and a signal transition counter N is incremented when the input signal transitions. The provided delay value is proportional to the mismatch counting value, proportional to the length of the sampling intervals and inversely proportional to the signal transition counting value.