Process Corner Analog Current Control for Lower IC Power Dissipation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Semiconductor devices face challenges in power dissipation due to increasing circuit complexity and smaller process geometries, leading to high power consumption and heat issues, which affect reliability and battery life, especially with varying process corners during fabrication.
Innovation Solution
A method to determine process corner information and control analog currents in integrated circuits (ICs) based on this information, scaling down analog currents when a fast process corner is detected, while allowing digital circuitry to consume more power, thereby reducing overall power consumption and heat generation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If circuitry is designed to meet timing budgets in slow process corner, then timing reliability is improved, but power consumption increases
Solution Approach 1:
The patent applies dynamics by making the analog current consumption adaptive rather than static. The system dynamically adjusts analog current based on detected process corner characteristics, transitioning from a fixed design to a variable one that optimizes power consumption while maintaining timing reliability across different process variations
Solution Approach 2:
The patent changes the parameter of analog current consumption based on process corner detection. By detecting whether the device operates at fast or slow process corners and adjusting analog current accordingly, the system optimizes power consumption without compromising timing performance, directly addressing the contradiction between reliability and energy use
2Loss of energy
If analog current is scaled down for fast process corner, then power dissipation is reduced, but timing margin increases
Solution Approach 1:
The patent applies partial action by selectively scaling down only the analog current portion of total power consumption when operating at fast process corners, while maintaining digital circuit operation at full capacity. This partial adjustment reduces overall power dissipation while preserving sufficient timing margin through the combination of scaled analog current and unchanged digital performance
3Reliability
If process variations are accommodated by designing for slow corner, then all devices meet specifications, but fast corner devices consume excessive power
Solution Approach 1:
The patent implements feedback by detecting the actual process corner of each device and using this information to adjust analog current consumption. This closed-loop approach allows fast corner devices to reduce power while slow corner devices maintain higher current to meet specifications, optimizing overall power efficiency across the device population
Solution Approach 2:
The patent applies local quality by allowing different power consumption characteristics for different process corner devices. Instead of a uniform design, each device can operate with optimized power consumption based on its specific process characteristics, with fast corner devices consuming less power and slow corner devices consuming more power to meet specifications
Data Source
AI summary
In one embodiment, the present invention includes a method for determining process corner information of an integrated circuit (IC) and controlling at least one analog current for at least one analog circuit of the IC based on the process corner information. More specifically, if the process corner information is indicative of a fast corner IC, the analog current may be scaled down. At the same time that the analog current is scaled down, a current consumption level of digital circuitry of the IC may increase. In this way, overall power consumption of the IC may be reduced to the extent that the analog current(s) are scaled.