Processing Circuit Descriptor Hierarchy for Lower Access Latency
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Processing circuits experience performance issues due to latency when retrieving data from storage, necessitating a method to mitigate these delays.
Innovation Solution
A hierarchical access structure is implemented in storage, arranging descriptors based on their latency attributes to minimize processing latency by optimizing memory access paths.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of time
If data is retrieved from storage using conventional access methods, then the processing operation can be executed, but processing latency increases due to delays in data retrieval
Solution Approach 1:
The patent segments descriptors into different tiers based on their access frequency and latency impact. High-frequency descriptors are placed in faster-access tiers while low-frequency descriptors are placed in slower-access tiers, allowing the system to optimize access time for critical data without sacrificing overall storage capacity.
Solution Approach 2:
Different regions of storage are assigned different access characteristics. The patent creates a hierarchical structure where certain tiers provide faster access for frequently accessed descriptors, while other tiers provide slower but more capacious storage for less frequently accessed descriptors, matching storage quality to local access needs.
2Productivity
If a hierarchical access structure is implemented to reduce latency, then processing speed improves, but device complexity increases due to the multi-tier storage architecture
Solution Approach 1:
The system performs preliminary classification of descriptors into different tiers based on their access frequency and latency impact before processing operations begin. This pre-organization allows the hierarchical structure to function efficiently without requiring complex real-time decision-making during processing, thereby reducing operational complexity.
Solution Approach 2:
The patent introduces a hierarchical dimension to the storage structure, organizing descriptors across multiple tiers rather than a single flat level. This dimensional change allows the system to manage complexity by adding an organizational layer that simplifies access patterns while maintaining comprehensive storage capability.
3Loss of time
If descriptors are arranged in a hierarchical access structure based on latency attributes, then processing latency is reduced, but hardware requirements increase due to additional storage tiers
Solution Approach 1:
The hierarchical storage structure serves multiple functions simultaneously: it provides fast access for frequent descriptors, adequate storage for infrequent descriptors, and automatic optimization based on access patterns. This multi-functionality allows the system to reduce latency without requiring separate specialized storage systems for different access requirements.
Solution Approach 2:
The system dynamically adjusts descriptor placement in the hierarchical structure based on changing access patterns and latency requirements. This dynamic reorganization allows the storage resources to be optimally utilized at different times, reducing the need for excessive static storage allocation while maintaining low latency performance.
Data Source
AI summary
Systems, devices, and computer-implemented methods of arranging a set of descriptors in storage for access by a processor when executing a processing operation. A method includes providing a set of descriptors; each descriptor comprising address and attribute information for a referenced entity in storage; providing a hierarchical access structure comprising a plurality of tiers in storage; for each descriptor, determining a latency attribute of the entity referenced by the descriptor; the latency attribute being indicative of a relative impact of accesses of the referenced entity on the overall processing latency of the processing operation; and for each descriptor, arranging the descriptor in the hierarchical access structure based on the latency attribute.