Processing Unit Pipeline Heartbeats for Core Fault Detection
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing computing systems lack effective methods for detecting faults in processing units, particularly in multi-core configurations where processor cores are arranged in data processing pipelines.
Innovation Solution
A heartbeat message injection and detection mechanism is employed, where a first processor core injects a heartbeat message into the data processing pipeline, and a second processor core monitors for its receipt after a threshold time, triggering fault detection and management functions if the message is not received, utilizing distinct message formats and centralized monitoring.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If processor cores are arranged in data processing pipelines to improve processing throughput, then productivity is improved, but reliability deteriorates due to lack of fault detection mechanisms
Solution Approach 1:
The patent implements preliminary fault detection by injecting heartbeat messages into the data processing pipeline before actual data processing occurs. The first processor core periodically injects these test messages to proactively detect faults in the pipeline configuration, interconnections, or processing elements before they affect real workloads, thus maintaining both high throughput and reliability
Solution Approach 2:
The patent introduces heartbeat messages as intermediary test objects that traverse the data processing pipeline separately from actual data. These intermediary messages serve as probes to detect faults without interfering with normal data processing operations, allowing the system to maintain productivity while improving reliability through continuous health monitoring
2Reliability
If heartbeat messages are periodically injected to improve fault detection reliability, then reliability is improved, but loss of time increases due to periodic interruptions
Solution Approach 1:
The patent implements periodic heartbeat message injection at optimized intervals that balance fault detection reliability with minimal time loss. The periodic action ensures faults are detected within acceptable timeframes while the interval is tuned to avoid excessive overhead, and the heartbeat messages are processed efficiently through the pipeline with minimal disruption to normal data processing throughput
Data Source
Figure 1
Figure 2
Figure 3
AI summary
Various example embodiments of a processing unit fault detection capability are presented. The processing unit fault detection capability may be configured to support detection of faults in processor cores of a processing unit based on arrangement of the processor cores to form a data processing pipeline and monitoring of the processor cores of the data processing pipeline based on monitoring of the data processing pipeline (e.g., based on propagation of heartbeat messages via the data processing pipeline). The processing unit fault detection capability may be configured to support detection of faults in processor cores of various types of processing units, such as central processing units (CPUs), graphics processing units (GPUs), network processing units (NPUs), or the like.