Processor Access Type Protection for Reserved Memory

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current processors fail to effectively restrict access to reserved memory portions based on access types, leading to unintended access types, compromising security and potentially allowing non-intended operations such as writing or executing in read-only memory.

Innovation Solution

Implementing access type protected memory mechanisms within processors that monitor and restrict access based on both operation mode and access type, using reserved memory specification registers and protection logic to enforce specific allowed access types, thereby preventing unintended access.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If only operation mode checking is used to protect reserved memory, then the protection mechanism is simple to implement, but security is compromised because access type restrictions are not enforced

Engineering Contradiction:
ImprovesecurityVSAvoidprotection mechanism complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The protection mechanism is segmented into multiple independent components: operation mode checking and access type checking. Each component handles a specific aspect of memory protection, allowing them to work together to provide comprehensive security while maintaining manageable complexity through functional decomposition

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent adds a new dimension to memory protection by introducing access type checking (read, write, execute) as a separate layer beyond operation mode checking. This dimensional expansion transforms the protection approach from single-layer to multi-layer, enhancing security without completely redesigning the existing mechanism

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Reliability

If access type protection is added to reserved memory, then security is enhanced, but the device complexity increases due to additional monitoring and restriction logic

Engineering Contradiction:
ImprovesecurityVSAvoidprotection logic complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent merges operation mode checking and access type checking into a unified protection framework. Both checking mechanisms are integrated to evaluate memory access requests together, allowing shared resources and coordinated enforcement while reducing redundant functionality

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The protection logic performs preliminary checking of both operation mode and access type before allowing memory access. By evaluating access requests in advance and blocking unauthorized operations before they execute, the system prevents security violations without requiring complex post-access validation

Inventive Principle:
Principle #10Preliminary action

3Ease of operation

If reserved memory is accessible without access type restrictions, then ease of operation is maintained, but unintended operations such as writing or executing in read-only memory may occur

Engineering Contradiction:
Improvememory access convenienceVSAvoidunintended access
Core Design Contradiction:
Ease of operationVSObject-affected harmful factors

Solution Approach 1:

The memory protection system operates autonomously by automatically checking access types and enforcing restrictions without requiring manual intervention. The protection logic self-manages the validation of memory access requests, blocking unauthorized operations while allowing legitimate accesses to proceed without user awareness

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS9720843B2Access type protection of memory reserved for use by processor logic
Publication Date: 2017.08.01 INTEL CORP
  • US9720843B2 patent drawing
  • US9720843B2 patent drawing
  • US9720843B2 patent drawing

AI summary

A processor of an aspect includes operation mode check logic to determine whether to allow an attempted access to an operation mode and access type protected memory based on an operation mode that is to indicate whether the attempted access is by an on-die processor logic. Access type check logic is to determine whether to allow the attempted access to the operation mode and access type protected memory based on an access type of the attempted access to the operation mode and access type protected memory. Protection logic is coupled with the operation mode check logic and is coupled with the access type check logic. The protection logic is to deny the attempted access to the operation mode and access type protected memory if at least one of the operation mode check logic and the access type check logic determines not to allow the attempted access.