Processor Controlled Interface Timing and Voltage Adjustment

Resolve Bottlenecks,
Find Innovative SolutionsGenerate Solutions

Solution Overview

Problem

As the number of parallel links or channels in device-to-device interconnections (DDIs) increases to accommodate higher signal transmission rates, the complexity of state machines required for adaptive control of signal processing circuitry also increases, leading to challenges in reliable and efficient signal transmission.

Innovation Solution

A processor is programmed to control interface timing and voltage operations across multiple bus interfaces, receiving comparison signals from timing and voltage comparison circuits, and transmitting adjustment signals to adjust timing and voltage characteristics in closed feedback loops for each link, enabling independent control of timing and voltage adjustments.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If the number of parallel links or channels in device-to-device interconnections increases to accommodate higher signal transmission rates, then the signal transmission rate is improved, but the complexity of state machines required for adaptive control of signal processing circuitry increases

Engineering Contradiction:

Improvesignal transmission rateVSAvoidcomplexity of state machines

Core Design Contradiction:

SpeedVSDevice complexity

Solution Approach 1:

The patent replaces traditional hardware state machines with software-based control implemented on a processor. The processor executes instructions to perform adaptive control functions that were previously handled by dedicated hardware state machines, thereby reducing hardware complexity while maintaining the ability to control multiple parallel links at high speeds

Inventive Principle:

Principle #28Mechanics substitution (Replace mechanical system)

Solution Approach 2:

The patent employs a single processor to perform multiple control functions across multiple parallel links that were previously required separate state machines. This universal controller can dynamically adapt to different link configurations and control scenarios, reducing overall device complexity while supporting high transmission rates

Inventive Principle:

Principle #6Universality (Multi-functionality)

2Speed

Engineering Contradiction:

Improvesignal transmission rateVSAvoidreliability of signal transmission

Core Design Contradiction:

SpeedVSReliability

Solution Approach 1:

The patent implements closed-loop feedback control where the processor continuously monitors signal quality parameters and dynamically adjusts control settings for each parallel link. This feedback mechanism enables real-time optimization of transmission parameters, maintaining high reliability even as transmission rates increase through additional parallel links

Inventive Principle:

Principle #23Feedback

Solution Approach 2:

The patent employs dynamic control where the processor can adaptively adjust timing and voltage characteristics of each link based on current operating conditions. This dynamic adjustment capability allows the system to optimize performance and maintain reliability across multiple parallel links operating at high speeds

Inventive Principle:

Principle #15Dynamics

Data Source

PatentUS7802212B2Processor controlled interface

Publication Date: 2010.09.21 RAMBUS INC

AI summary

Described are a system and method to control interface timing and/or voltage operations of signals transmitted between devices. A processor may be coupled through one or more bus interfaces of a bus to one or more corresponding interface timing and/or voltage comparison circuits and corresponding interface timing and/or voltage adjustment circuits.