Processor Frequency-Dependent Memory Reconfiguration
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Processor capacity utilization is limited by thermal and power constraints, which require operating at lower frequencies to comply with Thermal Design Power (TDP), resulting in reduced computing throughput despite high utilization.
Innovation Solution
Implementing a reconfigurable structure with frequency-dependent control logic that allows the processor to operate within a range of frequencies, enabling access to larger memory structures and decision logic at lower frequencies, thereby optimizing power consumption and performance under thermal constraints.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of energy
If the processor operates at lower frequency to comply with thermal constraints, then power consumption is reduced and thermal limits are met, but computing throughput is reduced
Solution Approach 1:
The patent implements dynamic reconfiguration of memory structures based on operating frequency. At lower frequencies, the system reconfigures to provide larger memory structures with more timing margins, while at higher frequencies it provides smaller, faster structures. This dynamic adaptation allows the processor to optimize performance for each frequency point, mitigating the throughput loss that would otherwise occur at lower frequencies.
Solution Approach 2:
The system changes memory structure parameters (size, depth, timing margins) based on the operating frequency. When frequency decreases, the memory structures are reconfigured to have larger capacity and more timing margins, effectively changing the structural parameters to compensate for the reduced clock speed and maintain productivity.
2Temperature
If the processor operates at lower frequency to meet thermal constraints, then thermal limits are complied with, but capacity utilization is limited
Solution Approach 1:
The patent employs dynamic reconfiguration of memory structures based on the operating frequency, which is determined by thermal constraints. When operating at lower frequencies due to thermal limits, the system reconfigures memory structures to provide larger capacity and more timing margins, thereby maintaining capacity utilization despite the reduced frequency.
Solution Approach 2:
The memory structure parameters are dynamically changed according to the operating frequency. At lower frequencies imposed by thermal constraints, the system increases memory structure size and timing margins, effectively adjusting parameters to maintain productivity under thermal limitations.
3Quantity of substance
If larger memory structures are provided at lower frequencies, then access to larger structures is enabled, but device complexity increases
Solution Approach 1:
The patent implements a universal memory structure that can be reconfigured to serve multiple functions and sizes. The same physical memory resources are dynamically reconfigured to provide different memory depths and timing characteristics based on the operating frequency, eliminating the need for separate dedicated memory structures for each frequency point and reducing overall device complexity.
Solution Approach 2:
Instead of providing static, dedicated memory structures for each frequency point, the system uses dynamic reconfiguration to adapt the same memory resources to different requirements. This dynamic approach reduces hardware complexity while still providing access to appropriately sized memory structures at each operating frequency.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
In an embodiment, a processor includes one or more cores including a first core operable at an operating voltage between a minimum operating voltage and a maximum operating voltage. The processor also includes a power control unit including first logic to enable coupling of ancillary logic to the first core responsive to the operating voltage being less than or equal to a threshold voltage, and to disable the coupling of the ancillary logic to the first core responsive to the operating voltage being greater than the threshold voltage. Other embodiments are described and claimed.