Processor Number Unit for Fixed and Variable Length Arithmetic

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Modern processors face challenges in processing machine-independent number formats across different computing systems, leading to compatibility issues and reduced computing performance due to the need for additional program instructions.

Innovation Solution

A processor with a floating-point unit and a number unit configured to handle both fixed and variable-length numbers, capable of clearing unused mantissa digits and performing operations on operands with specific length and sign conditions, ensuring compatibility and efficient processing without loss of performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If dedicated hardware is used to process specific number formats, then computing performance is improved, but compatibility with different hardware platforms deteriorates

Engineering Contradiction:
Improvecomputing performanceVSAvoidhardware platform compatibility
Core Design Contradiction:
ProductivityVSAdaptability or versatility

Solution Approach 1:

The number unit is designed to universally process both fixed-length and variable-length number formats using the same hardware circuitry. The unit receives operands in different formats and automatically adapts its processing based on the format detection logic, eliminating the need for separate dedicated hardware for each format while maintaining high computing performance.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Adaptability or versatility

If multiple program instructions are used to process different number formats, then hardware compatibility is improved, but computing performance deteriorates

Engineering Contradiction:
Improvehardware compatibilityVSAvoidcomputing performance
Core Design Contradiction:
Adaptability or versatilityVSProductivity

Solution Approach 1:

The patent replaces the software-based approach (multiple program instructions) with a hardware-based solution. The number unit includes format detection logic and processing logic that automatically identifies and processes different number formats directly in hardware, eliminating the need for multiple software instructions and thereby improving computing performance while maintaining compatibility.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

3Device complexity

If fixed-length processing is used for all operands, then processing simplicity is improved, but precision for variable-length numbers deteriorates

Engineering Contradiction:
Improveprocessing simplicityVSAvoidnumber precision
Core Design Contradiction:
Device complexityVSMeasurement precision

Solution Approach 1:

The number unit dynamically adapts its processing based on the input format. It includes detection logic that identifies whether operands are fixed-length or variable-length, and automatically adjusts its processing mode accordingly. This dynamic adaptation allows the unit to maintain processing simplicity for fixed-length numbers while achieving high precision for variable-length numbers through format-specific handling.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS10180819B2Processing fixed and variable length numbers
Publication Date: 2019.01.15 ORACLE INT CORP
  • US10180819B2 patent drawing
  • US10180819B2 patent drawing
  • US10180819B2 patent drawing

AI summary

Embodiments of a processor are disclosed for performing arithmetic operations on variable-length and fixed-length machine independent numbers. The processor may include a floating point unit, and a logic circuit. The number unit may be configured to receive an operation, and first and second operands. Each of the first and second operands may include a sign byte, and multiple mantissa bytes, and may be processed in response to a determination that the operands are fixed-length numbers. The logic circuit may be further configured to perform the received operation on the processed first and second operands.