Processor Task Scheduling During Multi-Core Initialization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In processor systems, especially those with multi-core processors in vehicle control units, the correct initialization of software components after startup or changes in vehicle conditions is challenging, leading to potential inconsistencies and critical system behavior.
Innovation Solution
A procedure for execution control of tasks in a processor system that assigns different execution priorities to tasks, allowing for a delay mode during initialization where lower-priority tasks are paused, and higher-priority tasks continue or are initiated, ensuring data integrity and parallel initialization of processor cores.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If tasks are executed according to standard task scheduling policy in multi-core processor systems, then system productivity is maintained, but data integrity deteriorates due to inconsistent initialization of software components across different processor cores
Solution Approach 1:
The patent introduces an initialization phase that executes before normal task scheduling begins. During this phase, a synchronization barrier is established and all processor cores must complete their initialization tasks and signal completion before any regular tasks can execute. This preliminary action ensures that all software components are properly initialized across all cores before they begin processing, preventing data integrity issues while minimizing the impact on overall system productivity through structured parallel initialization.
Solution Approach 2:
The patent employs a task execution controller as an intermediary component that manages the transition between initialization phase and normal operation. This controller coordinates the synchronization barriers, monitors completion signals from all processor cores, and controls the release of tasks for execution. The intermediary ensures that data integrity is maintained by preventing any task from executing until all cores are synchronized, while efficiently managing the initialization process to minimize delays.
2Productivity
If software components are initialized in parallel across multiple processor cores, then initialization time is reduced, but system reliability deteriorates due to inconsistent state evaluation of input variables
Solution Approach 1:
The patent maintains continuity of useful action by allowing all processor cores to execute their initialization tasks in parallel simultaneously, maximizing initialization speed. The synchronization barrier mechanism ensures that this parallel execution does not compromise reliability - each core independently initializes its software components while the barrier ensures that none proceed to regular task execution until all have completed initialization. This approach preserves system consistency while achieving fast parallel initialization.
3Reliability
If a delay mode is introduced during initialization to ensure data integrity, then reliability improves, but time consumption increases due to paused task execution
Solution Approach 1:
The patent implements a dynamic task execution model where the system transitions between two distinct states: an initialization phase with suspended regular task execution, and a normal operation phase with full task scheduling. The task execution controller dynamically manages this transition based on synchronization barrier completion. This dynamic approach ensures data integrity during initialization while minimizing time loss - once the barrier is cleared, all tasks resume execution immediately, and the system adapts its behavior based on the initialization completion status.
Data Source
Figure 1~2
Figure 3
Figure 4~5
AI summary
The processor system comprises a single-core processor or a multi-core processor with multiple cores and a real-time operating system, the real-time operating system comprising a task system with tasks. The processor system includes software components, each executable on one or more of the processor cores, which implement functions assigned to the control unit. Upon detection of the initialization request, the task system enters a delay mode, such that during a subsequent predetermined initialization period, at least those tasks with the lowest execution priority are not executed.During the specified initialization period, a respective initialization task is executed on the individual processor core or on selected or all processor cores (Core1, Core2), whereby all or a large part of the program variables of the software components (SWC) of the affected processor cores are transferred to a specified state by means of the respective initialization task. After the end of the specified initialization period, the task system is returned to normal operating mode.