Processor Telemetry Staggering via Shared Counter

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The increasing power requirements and energy consumption of multicore processors pose a significant challenge for energy efficiency, particularly in computing systems, where existing technologies fail to effectively manage power consumption across multiple cores and domains, leading to inefficiencies and increased electricity usage.

Innovation Solution

The implementation of a power management system that coordinates and staggers telemetry data communication between cores using a common counter, such as a timestamp counter, to avoid data collisions and minimize bandwidth traffic, while also employing techniques like dynamic voltage and frequency scaling, and independent voltage regulators to control power consumption at each core.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If multiple cores communicate telemetry data simultaneously using individual counters, then each core can operate independently, but data collisions occur and bandwidth traffic increases

Engineering Contradiction:
Improvetelemetry data communication efficiencyVSAvoidbandwidth traffic
Core Design Contradiction:
ProductivityVSLoss of energy

Solution Approach 1:

The patent merges individual per-core counters into a single shared counter that all cores use for telemetry data communication. This consolidation coordinates data transmission timing across cores, preventing collisions and reducing redundant bandwidth traffic while maintaining independent core operation.

Inventive Principle:
Principle #5Merging (Combining)

2Use of energy by moving object

If cores operate at fixed voltage and frequency, then power management is simple, but energy consumption is high

Engineering Contradiction:
Improvepower consumptionVSAvoidpower management complexity
Core Design Contradiction:
Use of energy by moving objectVSDevice complexity

Solution Approach 1:

The patent implements dynamic voltage and frequency scaling (DVFS) that allows cores to operate at variable voltage and frequency points based on workload demands. Independent voltage regulators enable each core to be dynamically adjusted, reducing energy consumption during low-utilization periods while maintaining performance when needed.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes operational parameters (voltage and frequency) of each core based on telemetry data and workload conditions. By adjusting these parameters dynamically, the system optimizes energy efficiency across different operating scenarios without requiring complete system-wide voltage changes.

Inventive Principle:
Principle #35Parameter changes

3Measurement precision

If telemetry data is communicated frequently to monitor power consumption, then power management accuracy improves, but bandwidth traffic and energy overhead increase

Engineering Contradiction:
Improvepower consumption monitoring accuracyVSAvoidenergy overhead
Core Design Contradiction:
Measurement precisionVSLoss of energy

Solution Approach 1:

The patent implements periodic telemetry data communication triggered by counter events rather than continuous monitoring. Cores communicate telemetry data at scheduled intervals when the shared counter reaches specific thresholds, maintaining accurate power consumption monitoring while minimizing bandwidth traffic and energy overhead compared to continuous communication.

Inventive Principle:
Principle #19Periodic action

Data Source

PatentUS9910470B2Controlling telemetry data communication in a processor
Publication Date: 2018.03.06 INTEL CORP
  • US9910470B2 patent drawing
  • US9910470B2 patent drawing
  • US9910470B2 patent drawing

AI summary

In one embodiment, a processor includes cores to execute instructions. At least some of the cores include a telemetry data control logic to send a first telemetry data packet to a power controller according to a stagger schedule to prevent data collisions, and a global alignment counter to count a stagger alignment period. Other embodiments are described and claimed.