Processor Trace Module External Trigger Integration
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Modern microcontrollers and processors have limited in-circuit debugging capabilities, particularly in supporting trace functions and external trigger signals without halting device operation, which restricts their debugging efficiency and accuracy.
Innovation Solution
An integrated processor device with a central processing unit, debug circuitry including a trace module and external interface, where an external pin is configurable as a trigger input with a noise reject filter, allowing the trace module to generate a trace stream that includes information about executed instructions and inserts a trace packet upon detection of an external or internal trigger signal without interrupting the CPU.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If external trigger signals are used to generate trace data packets, then debugging accuracy and real-time analysis capability are improved, but device complexity increases due to additional circuitry requirements
Solution Approach 1:
The patent combines the external trigger input functionality with the existing trace module and debug circuitry. The trigger input is integrated into the trace data generation process, allowing external events to trigger trace packet generation without requiring separate dedicated circuitry for trigger handling. This merging approach improves debugging accuracy while minimizing additional complexity.
Solution Approach 2:
The trace module is designed to serve multiple functions: it can generate trace data from internal CPU events, respond to external trigger signals, and output trace streams through the external interface. This multi-functionality allows a single circuit block to handle various debugging scenarios, reducing overall device complexity while maintaining high debugging accuracy.
2Productivity
If trace packets are inserted into the trace stream without interrupting the CPU, then processor productivity is improved, but trace stream synchronization becomes more difficult
Solution Approach 1:
The trace module is designed to prepare and buffer trace data packets in advance, so that when external triggers occur or CPU instructions are executed, the trace information is already ready for immediate insertion into the trace stream. This preliminary preparation allows non-interruptive trace packet insertion while maintaining synchronization, as the data is staged beforehand rather than generated on-demand during CPU execution.
3Reliability
If noise reject filter is added to the external pin, then reliability of trigger signal detection is improved, but device complexity increases
Solution Approach 1:
The noise reject filter acts as an intermediary component between the external trigger input pin and the trace module. It conditions and cleans the external trigger signals before they reach the trace data generation logic, improving reliability by blocking noise and spurious signals. The filter is integrated into the existing pin structure, so it adds reliability without significantly increasing overall device complexity.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A processor device with debug capabilities has a central processing unit, debug circuitry including a trace module and an external interface, wherein the trace module generates a trace stream including information about executed instructions, wherein the trace stream is output through the external interface, and wherein the trace module is further operable to detect a trigger signal and upon detection to insert a trace packet into the generated trace stream.