Programmable Memory Topology for High-Speed Lookup

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current router technologies face inefficiencies in memory lookup operations due to the need for flexible topology adaptations for various lookup tasks, leading to sub-optimal performance and increased power consumption, especially in complex networks.

Innovation Solution

A specialized circuit with programmable memory tiles that can be interconnected in different topologies, such as tree or hash table structures, allowing for flexible configuration to match specific lookup tasks, enabling high-speed and efficient memory lookups while managing energy consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If ternary content addressable memories (TCAM) are used for high-performance memory lookups, then lookup speed is improved, but power consumption and heat generation increase

Engineering Contradiction:
Improvememory lookup speedVSAvoidpower consumption
Core Design Contradiction:
SpeedVSUse of energy by moving object

Solution Approach 1:

The patent divides the TCAM into multiple banks that can be independently activated. Only the necessary banks are powered on for each lookup operation, reducing overall power consumption while maintaining high-speed lookup capability when needed.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The system dynamically configures and activates only the required TCAM banks based on the specific lookup task requirements. This dynamic power management allows the system to scale power consumption according to actual usage patterns rather than operating at maximum power continuously.

Inventive Principle:
Principle #15Dynamics

2Speed

If specialized hardware is created for rapid memory lookup, then lookup speed is improved, but device complexity increases due to variety of lookup tasks

Engineering Contradiction:
Improvememory lookup speedVSAvoidhardware complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The patent designs a universal TCAM architecture that can handle multiple types of lookup tasks (IP address lookup, Ethernet lookup, MPLS lookup, etc.) through a single unified hardware structure. This multi-functional design eliminates the need for separate specialized hardware for each lookup type, reducing overall device complexity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The system uses dynamic configuration capabilities to adapt the TCAM structure for different lookup tasks. Through programmable control, the same hardware can be reconfigured for various protocols and lookup requirements, avoiding the complexity of dedicated hardware for each function.

Inventive Principle:
Principle #15Dynamics

3Productivity

If fixed memory topology is used for IP address lookup with tree structure, then lookup efficiency is improved, but adaptability to other protocols like Ethernet decreases

Engineering Contradiction:
Improvelookup efficiencyVSAvoidprotocol adaptability
Core Design Contradiction:
ProductivityVSAdaptability or versatility

Solution Approach 1:

The patent implements a dynamically reconfigurable TCAM topology that can switch between different structural configurations (tree structure for IP, hash table structure for Ethernet, etc.). This dynamic adaptability allows the system to optimize for each protocol's specific requirements while using the same underlying hardware.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The unified TCAM architecture supports multiple protocol types and lookup methodologies through a single versatile platform. The system can be programmed to implement different memory organization schemes as needed, providing universal support for IP, Ethernet, MPLS, and future protocols without requiring separate hardware implementations.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS7940755B2Lookup engine with programmable memory topology
Publication Date: 2011.05.10 WISCONSIN ALUMNI RES FOUND
  • US7940755B2 patent drawing
  • US7940755B2 patent drawing
  • US7940755B2 patent drawing

AI summary

An architecture for a specialized electronic computer for high-speed data lookup employs a set of tiles each with independent processors and lookup memory portions. The tiles may be programmed to interconnect to form different memory topologies optimized for the particular task.