Programmable RF Baseband ASIC for Versatile Butterfly Computations
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing RF systems require multiple individual devices or circuits to perform multiple RF functions, leading to high costs, power consumption, and complex node geometries.
Innovation Solution
A radio frequency (RF) system that includes a baseband engine ASIC with a memory, state machine, and programmable processing circuit, capable of performing various baseband engine operations by selecting and executing different sets of programming instructions, including butterfly computations such as FFT, IFFT, FHT, Viterbi decoding, and DCT.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If multiple individual devices or circuits are used to perform multiple RF functions, then functional versatility is improved, but device complexity and cost increase
Solution Approach 1:
The patent implements a single reconfigurable RF processing device that can perform multiple baseband engine operations (FFT, IFFT, FHT, Viterbi decoding, DCT) by dynamically loading different sets of programming instructions into a programmable processing circuit. This universal device replaces multiple individual specialized devices, achieving functional versatility while reducing device complexity and integration requirements.
2Adaptability or versatility
If multiple individual devices or circuits are used to perform multiple RF functions, then functional versatility is improved, but power consumption increases
Solution Approach 1:
The reconfigurable baseband engine ASIC performs multiple RF functions within a single integrated circuit, eliminating the need for multiple separate devices. The programmable processing circuit dynamically reconfigures its operation based on loaded instruction sets, achieving versatile functionality while consuming power equivalent to a single device rather than multiple devices operating simultaneously.
3Device complexity
If a programmable processing circuit is used to perform multiple baseband operations, then device integration is improved, but programming complexity increases
Solution Approach 1:
The patent employs pre-configured sets of programming instructions stored in memory that can be loaded into the programmable processing circuit to configure it for specific baseband operations. Each operation (FFT, IFFT, FHT, Viterbi decoding, DCT) has its own optimized instruction set, allowing the hardware to be reconfigured for different functions without requiring complex programming from the user. The state machine coordinates instruction loading and execution, simplifying the operation interface.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A radio frequency (RF) system may include an RF transceiver, and a baseband engine, application specific integrated circuit (ASIC) coupled to the RF transceiver and configured to perform a given baseband engine operation from among different baseband engine operations. The baseband engine ASIC may include a memory and a state machine coupled thereto and configured to store a respective set of programming instructions for each of the different baseband engine operations and to permit selection of the given set of programming instructions. The baseband engine ASIC may also include a programmable processing circuit coupled to the memory and the state machine and configured to perform butterfly computations responsive to the given set of programming instructions.