Programmable Stacked Capacitors for 3D IC Power Delivery

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional capacitors have fixed capacitance, limiting flexibility in capacitor design and functionality, and power delivery to integrated circuits becomes challenging as components are stacked in multiple layers, leading to interference and reduced integration density.

Innovation Solution

Implementing programmable stacked capacitors with charge-trapping or ferroelectric materials in insulators, allowing capacitance adjustment and enabling capacitor banks on the backside of IC structures for improved power delivery and reduced interference.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If conventional fixed capacitance capacitors are used, then manufacturing is simple, but design flexibility and functionality are limited

Engineering Contradiction:
Improvecapacitance adjustabilityVSAvoidcapacitor structure
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The capacitor is divided into multiple stacked capacitor elements (first, second, and third capacitor elements) with separate first and second insulators. Each insulator can be independently programmed to trap different amounts of charge, allowing the total capacitance to be adjusted by combining the capacitances of individual elements. This segmentation enables programmable capacitance values while maintaining a manageable structural complexity.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The capacitance of the capacitor is made programmable by changing the charge state of the insulators. By controlling the amount of charge trapped in the first and second insulators, the capacitance values of individual capacitor elements can be adjusted, thereby programming the total capacitance of the stacked capacitor to desired values. This parameter change approach provides adaptability without requiring complete structural redesign.

Inventive Principle:
Principle #35Parameter changes

2Quantity of substance

If components are stacked in multiple layers to increase density, then integration density increases, but interference between components increases

Engineering Contradiction:
Improveintegration densityVSAvoidcomponent interference
Core Design Contradiction:
Quantity of substanceVSObject-affected harmful factors

Solution Approach 1:

The invention moves capacitor banks to the backside of the IC structure, utilizing the vertical dimension and backside space that is typically underutilized. By placing capacitors on the backside rather than stacking them tightly among frontside components, the design achieves high integration density while maintaining physical separation that reduces electromagnetic interference between active components and capacitors.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

Thick insulator layers are introduced between the capacitor electrodes and adjacent components to act as intermediaries that block or reduce electromagnetic interference. These insulator layers serve as protective barriers that allow capacitors to be placed in close proximity to other components on the backside while minimizing harmful interactions, thus enabling high integration density without proportionally increasing interference.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Reliability

If capacitor banks are placed on the backside of IC structures, then power delivery is improved and interference is reduced, but manufacturing complexity increases

Engineering Contradiction:
Improvepower delivery efficiencyVSAvoidfabrication process
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The thick insulator layers are designed to serve multiple functions: they provide electrical isolation between capacitor elements, act as charge-trapping media for programmable capacitance, and serve as interference barriers between capacitors and other components. By making the insulators multi-functional, the design achieves improved power delivery and reduced interference without adding separate specialized structures that would complicate manufacturing.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The stacked capacitor structure nests multiple capacitor elements within each other, with first and second insulators containing charge-trapping regions embedded within the capacitor stack. This nested arrangement allows multiple functional elements to be integrated in a compact configuration that can be fabricated using standard multi-layer processing techniques, thereby improving power delivery efficiency without proportionally increasing manufacturing complexity.

Inventive Principle:
Principle #7Nested doll (Nesting)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

Enhances integration density, reduces interference, improves signal integrity, and facilitates 3D IC integration by providing adjustable capacitance and efficient power delivery to stacked components.

Implementation Method 1

at least one of the insulators comprises a charge-trapping material

Methodology Applied
Scientific EffectCharge-trapping:

Implementation Method 2

a charge-trapping material, a ferroelectric (FE) material, an antiferroelectric (AFE) material

Methodology Applied
Scientific EffectFerroelectric effect:

Data Source

PatentUS20250309109A1Integrated circuit structures with programmable stacked capacitors
Publication Date: 2025.10.02 INTEL CORP
  • US20250309109A1 patent drawing
  • US20250309109A1 patent drawing
  • US20250309109A1 patent drawing

AI summary

Disclosed herein are IC structures with programmable stacked capacitors. An example IC structure may include a capacitor that includes a first electrode, a second electrode, a third electrode, a first insulator between the first electrode and the second electrode, and a second insulator between the second electrode and the third electrode, wherein the second electrode is between the first insulator and the second insulator, and wherein the first insulator includes a charge-trapping material or a ferroelectric material or an antiferroelectric material.