Programmable Timebase Peripheral for Flexible Event Generation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional microcontroller timebase peripherals lack flexibility in triggering modes, particularly failing to support multiple event generations without continuous CPU intervention, leading to increased power consumption and software overhead.
Innovation Solution
A programmable timebase peripheral that operates in three modes: generating sequential events until reset, a single event, or a predefined number of events, with additional counters and logic units to manage event generation and control signals, allowing for flexible and automated triggering while the CPU is in sleep mode.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If the timebase operates in continuous mode to provide complex triggering, then the triggering functionality is improved, but the power consumption increases and the CPU cannot remain in sleep mode
Solution Approach 1:
The patent segments the timebase operation into distinct modes (continuous mode and triggered mode with predefined number of events) that can be independently selected. This allows the system to use continuous mode when complex triggering is needed and triggered mode when power saving is prioritized, resolving the contradiction between versatility and power consumption.
Solution Approach 2:
The patent introduces dynamic mode selection capability where the timebase can switch between continuous operation and triggered operation with a predefined number of events. This dynamic adaptability allows the system to optimize between functionality and power consumption based on real-time requirements, enabling the CPU to enter sleep mode during triggered operations.
2Use of energy by moving object
If the timebase operates in one-shot mode to generate a single event, then the power consumption is reduced, but the capability to generate multiple events without CPU intervention is lost
Solution Approach 1:
The patent segments the event generation capability into one-shot mode and triggered mode with predefined number of events. This segmentation allows the system to select one-shot mode for simple applications requiring minimal power consumption, while reserved the capability for multiple event generation in triggered mode when needed, without requiring continuous CPU intervention.
Solution Approach 2:
The timebase peripheral is designed with multi-functionality to operate in multiple modes including one-shot mode and triggered mode with predefined number of events. This universal design allows a single hardware peripheral to fulfill diverse requirements from simple single-event triggering to complex multi-event sequences, maintaining versatility while enabling power-saving operation.
3Measurement precision
If the CPU continuously monitors and controls the timebase to manage event generation, then the control precision is improved, but the software overhead increases and productivity decreases
Solution Approach 1:
The patent implements preliminary action by allowing the timebase to be pre-configured with a predefined number of events and triggering parameters before actual operation. This pre-programming approach eliminates the need for continuous CPU intervention during event generation, reducing software overhead while maintaining precise control through hardware-based counting and automatic termination.
Solution Approach 2:
The timebase peripheral is designed with self-service capability where it can autonomously generate a predefined number of events without continuous CPU monitoring. The hardware automatically counts events, manages triggering sequences, and terminates operation after the predefined number is reached, significantly reducing software overhead and improving overall system productivity.
Data Source
Figure 1~3
Figure 4
Figure 5
AI summary
A microcontroller has a programmable timebase (100), wherein the timebase has a trigger input to start a timer or counter (110) of the timebase and wherein the timebase can be configured to operate upon receiving a trigger signal in a first mode to generate a plurality of timer/counter event signals (190) until a reset bit in a control register is set and in a second mode to generate a single timer/ counter event signal and wherein the timebase can be configured to operate in a third mode to generate a predefined number of timer/ counter event signals, wherein the predefined number is defined by a plurality of bits of a register (180).