PTP Port Attribute Determination for Mixed Clock Node Synchronization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing clock synchronization technologies in communication networks lack compatibility between high-precision and non-high-precision modes, particularly in scenarios where mixed clock nodes such as TC+OC/BC are present, making it difficult to support all OC/BC/TC modes simultaneously.

Innovation Solution

A clock synchronization method and system that determines the attribute information of a PTP port based on received PTP messages, allowing for flexible switching between high-precision and non-high-precision clock synchronization modes. This is achieved through a determining unit that identifies the mode attributes and a clock synchronization unit that performs synchronization accordingly.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If high-precision clock synchronization method is used, then time synchronization precision is improved to sub-microsecond level, but compatibility with mixed clock nodes (TC+OC/BC) and non-high-precision scenarios is reduced

Engineering Contradiction:
Improvetime synchronization precisionVSAvoidcompatibility with mixed clock nodes
Core Design Contradiction:
Measurement precisionVSAdaptability or versatility

Solution Approach 1:

The patent implements dynamic mode selection by introducing a mode indication field in PTP messages that allows the system to switch between high-precision and non-high-precision synchronization modes based on the capabilities of connected clock nodes. This enables the synchronization protocol to adapt its behavior dynamically rather than being fixed in one mode, thereby achieving both high precision when needed and broad compatibility when mixed node types are present.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the parameter of synchronization mode by introducing a mode indication field that can take different values (high-precision mode or non-high-precision mode). This parameter change allows the system to adjust its operation characteristics based on the network environment and node capabilities, enabling support for OC/BC/TC modes while maintaining the ability to achieve sub-microsecond precision when appropriate conditions are met.

Inventive Principle:
Principle #35Parameter changes

2Adaptability or versatility

If a unified clock synchronization solution is designed to support all OC/BC/TC modes, then adaptability is improved, but device complexity increases due to need to handle multiple synchronization scenarios

Engineering Contradiction:
Improvesupport for all OC/BC/TC modesVSAvoidprocessing complexity for multiple modes
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent introduces a mode indication field as an intermediary element that carries information about the synchronization mode and node type. This intermediary allows different clock node types (OC, BC, TC) to communicate their capabilities and requirements without requiring complex processing logic at each node. The mode indication field acts as a standardized interface that simplifies the handling of diverse node types by providing explicit mode information that can be processed uniformly.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent creates a universal synchronization framework that can handle multiple clock node types (OC, BC, TC) and multiple precision requirements through a single unified protocol. The mode indication field enables this universal solution to adapt to different scenarios, allowing the same basic protocol structure to serve multiple functions - high-precision synchronization for capable nodes and standard synchronization for mixed node types - without requiring separate protocols for each case.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Measurement precision

If separate processing mechanisms are implemented for high-precision and non-high-precision synchronization, then processing accuracy for each mode is improved, but system complexity and difficulty of operation increase

Engineering Contradiction:
Improvesynchronization accuracyVSAvoidease of configuration and management
Core Design Contradiction:
Measurement precisionVSEase of operation

Solution Approach 1:

The patent implements dynamic mode indication that automatically communicates whether high-precision or non-high-precision processing should be used. This dynamic indication eliminates the need for manual configuration and complex operational decisions, as the system automatically adapts its processing based on the mode information carried in the PTP messages. The ease of operation is improved because the system self-configures based on the capabilities of the connected nodes.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentEP3893412B1Clock synchronization method, system, device and storage medium
Publication Date: 2025.04.23 SANECHIPS TECH CO LTD
  • EP3893412B1 patent drawingFigure 1
  • EP3893412B1 patent drawingFigure 2
  • EP3893412B1 patent drawingFigure 3

AI summary

Provided are a clock synchronization method, system and device, and a storage medium. The method includes that: in a case where a Precision Time Protocol (PTP) message is received, attribute information of a PTP port is determined according to the PTP port of the received PTP message, wherein the attribute information includes at least one of the following: clock node configuration type, high-precision mode or non-high-precision mode, non-high-precision ingress correction field (cf) modification mark or non-high-precision egress cf modification mark, and asymmetric compensation value; and clock synchronization is performed on the PTP message according to the attribute information of the PTP port.