PWD Correction Circuit for Digital Signal Timing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Digital communication systems with isolation barriers often experience timing degradation issues such as jitter and pulse-width distortion, leading to errors in data transmission across high-voltage isolation elements.

Innovation Solution

A pulse-width distortion (PWD) correction circuit is introduced between the data transmitter and receiver, which filters the digital communication signal, compares its average voltage to a reference voltage, and adjusts the timing parameters by delaying the rising-edge and falling-edge of the signal to mitigate PWD without compromising isolation performance or other operational aspects.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If an isolation barrier is used to provide high-voltage isolation between transmitter and receiver, then electrical isolation is improved, but timing degradation such as jitter and pulse-width distortion occurs

Engineering Contradiction:
Improveelectrical isolationVSAvoidtiming accuracy
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

A PWD correction circuit is introduced as an intermediary component between the isolation barrier and the receiver. This circuit includes a delay element that receives the distorted digital signal and produces a corrected output signal with adjusted timing parameters. The delay element acts as a mediator that compensates for the timing degradation caused by the isolation barrier, allowing the system to maintain both electrical isolation and timing accuracy.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The PWD correction circuit changes the timing parameters of the signal by introducing a controllable delay. The delay element adjusts the pulse width and timing characteristics of the digital communication signal to compensate for the distortion introduced by the isolation barrier. By dynamically adjusting these parameters, the system restores the signal integrity while maintaining the isolation benefit.

Inventive Principle:
Principle #35Parameter changes

2Manufacturing precision

If timing correction is applied to mitigate pulse-width distortion, then data transmission accuracy is improved, but device complexity increases

Engineering Contradiction:
Improvetiming accuracyVSAvoidcircuit complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The PWD correction circuit employs feedback mechanisms where the delayed signal is compared with the original signal to determine the appropriate delay amount. This feedback loop allows the circuit to automatically adjust the timing correction without requiring complex external control systems. The feedback ensures that the correction is precisely tailored to the actual distortion present, maintaining timing accuracy while keeping the circuit design relatively simple.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The delay element is configured to apply timing correction in advance before the signal reaches the receiver. By performing the timing adjustment proactively in the signal path, the circuit prevents timing errors from affecting data reception rather than attempting to correct them after detection. This preliminary action simplifies the overall system by avoiding the need for complex post-reception correction mechanisms.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS10363861B2Timing correction in a communication system
Publication Date: 2019.07.30 TEXAS INSTRUMENTS INC
  • US10363861B2 patent drawing
  • US10363861B2 patent drawing
  • US10363861B2 patent drawing

AI summary

One example includes a communication system. The system includes a data transmitter configured to generate a digital communication signal and a data receiver configured to receive the digital communication signal. The system also includes a pulse-width distortion (PWD) correction circuit arranged between the data transmitter and the data receiver and being configured to adjust at least one timing parameter associated with the communication signal.