PWM Clocking for Transistor Temperature Measurement Settling Time

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing temperature measurement systems using transistors as sensors face inefficiencies due to varying settling times for different excitation currents, leading to bandwidth overhead and unnecessary power dissipation, as they require a common sample period to accommodate the slowest settling time.

Innovation Solution

Implementing a pulse width modulation (PWM) clock that adjusts its periods to match the specific settling times of each excitation current, allowing for tailored sampling periods and reducing unnecessary clock cycles, thereby minimizing power dissipation and system noise.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If a common sample period is used to accommodate the slowest settling time, then measurement accuracy is ensured, but bandwidth overhead and power dissipation increase

Engineering Contradiction:
Improvebase-emitter voltage measurement accuracyVSAvoidpower dissipation
Core Design Contradiction:
Measurement precisionVSLoss of energy

Solution Approach 1:

The patent applies dynamics by making the clock period variable rather than fixed. The PWM clock dynamically adjusts its period length to match the specific settling time requirements of each excitation current. When a first excitation current is applied, the clock uses a first period; when a second excitation current is applied, the clock switches to a second period. This dynamic adaptation eliminates the need to use the maximum settling time for all measurements, thereby reducing unnecessary clock cycles, minimizing power dissipation, and eliminating bandwidth overhead while ensuring each measurement has sufficient settling time for accuracy.

Inventive Principle:
Principle #15Dynamics

2Measurement precision

If a common sample period is used to accommodate the slowest settling time, then measurement accuracy is ensured, but sampling time increases

Engineering Contradiction:
Improvebase-emitter voltage measurement accuracyVSAvoidsampling time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent applies dynamics by making the clock period variable rather than fixed. The PWM clock dynamically adjusts its period length to match the specific settling time requirements of each excitation current. When a first excitation current is applied, the clock uses a first period; when a second excitation current is applied, the clock switches to a second period. This dynamic adaptation eliminates the need to use the maximum settling time for all measurements, thereby reducing unnecessary clock cycles, minimizing power dissipation, and eliminating bandwidth overhead while ensuring each measurement has sufficient settling time for accuracy.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS7637658B2Systems and methods for PWM clocking in a temperature measurement circuit
Publication Date: 2009.12.29 TEXAS INSTRUMENTS INC
  • US7637658B2 patent drawing
  • US7637658B2 patent drawing
  • US7637658B2 patent drawing

AI summary

Various systems and methods for pulse width modulated clocking in a temperature measurement are disclosed. For example, some embodiments of the present invention provide temperature measurement systems with a variable current source, a transistor, and a pulse width modulation circuit. The variable current source is operable to provide a first current and a second current that are applied to the transistor. A first base-emitter voltage occurs on the transistor when the first current is applied, and a second base-emitter voltage occurs on the transistor when the second current is applied. The first base emitter voltage is associated with a first sample period, and a second base-emitter voltage is associated with a second sample period. The pulse width modulation circuit provides a pulse width modulated clock including a combination of the aforementioned first period and second period.