PWM Output Stage Clock-Domain Synchronization Without Metastability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing PWM amplifier systems face challenges in generating PWM signals at higher rates and transferring data across clock domains with varying clock signals, leading to potential data corruption and requiring strict tolerances.
Innovation Solution
The implementation of a mechanism using two sets of flip-flops and a state machine to synchronize data transfer across clock domains, allowing for adaptable data synchronization without strict tolerances, by adjusting the delay between data storage and retrieval to maintain synchronization and avoid metastability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If data is transferred across clock domains using traditional synchronization methods, then data transfer can be achieved, but strict tolerances are required and data corruption may occur when clock signals vary
Solution Approach 1:
The patent implements a dynamic synchronization mechanism using a state machine that continuously monitors the phase relationship between clock domains and adjusts the delay applied to parallel data accordingly. This dynamic adjustment allows the system to adapt to varying clock signal conditions without requiring strict manufacturing tolerances, thereby maintaining reliable data transfer across clock domains despite clock variations.
Solution Approach 2:
The patent employs a feedback mechanism where the state machine monitors the timing relationship between clocks and adjusts the delay on parallel data paths based on observed phase differences. This closed-loop feedback ensures that data is synchronized correctly even when clock signals drift due to temperature, voltage, or manufacturing variations, eliminating the need for strict tolerance specifications.
2Productivity
If PWM signal generation operates at lower clock rates, then system complexity is reduced, but output data rate is limited
Solution Approach 1:
The patent segments the data path into parallel channels that operate at the lower clock rate, then uses a state machine to selectively combine or skip these parallel data streams to generate higher-rate output. This segmentation allows the bulk of the processing to occur at lower rates while achieving high output data rates through intelligent parallel data manipulation, thereby managing device complexity while improving productivity.
Solution Approach 2:
The patent transitions from a single-clock-domain architecture to a multi-clock-domain architecture with parallel data paths. By operating in the time dimension with multiple clock rates and using a state machine to coordinate data flow between domains, the system achieves higher output data rates without proportionally increasing the complexity of individual clock domain operations.
3Measurement precision
If delay adjustment is implemented to maintain synchronization, then synchronization accuracy improves, but system complexity increases
Solution Approach 1:
The patent implements a discrete delay adjustment mechanism where the state machine applies fixed delay steps to parallel data paths rather than continuous adjustment. This partial action approach achieves sufficient synchronization accuracy for the application while keeping the delay mechanism simple and manageable, avoiding the complexity of fine-grained continuous delay control.
Data Source
AI summary
Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.