QC-Polar Decoding Circuit for Multiple Code Lengths
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing communication systems face an increase in circuit scale due to the need for multiple dedicated decoding circuits to support various code lengths, which is inefficient and resource-intensive.
Innovation Solution
A decoding device that performs decoding for multiple code lengths using a single circuit configuration, employing a belief propagation decoding method for QC-polar codes, with separate likelihood calculation units and controlled iterative processes to manage different code lengths without increasing circuit scale.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If multiple dedicated decoding circuits are mounted in parallel to support various code lengths, then the system can decode multiple code lengths, but the circuit scale increases
Solution Approach 1:
The patent implements a universal decoding circuit that can handle multiple code lengths (512, 1024, 2048 bits) through a single configuration. The circuit uses parameter-setting units to configure the number of iterations and other decoding parameters based on the input code length, allowing the same hardware to adaptively decode different code lengths without requiring separate dedicated circuits for each code length.
Solution Approach 2:
The decoding circuit employs dynamic parameter adjustment based on the input code length. The control unit receives the code length information and dynamically sets the number of belief propagation iterations and other decoding parameters accordingly. This dynamic configuration allows the circuit to optimize its operation for different code lengths while maintaining a single unified hardware structure.
2Reliability
If the code length of polar code is increased, then the error correction capability is improved, but the decoding process time is extended
Solution Approach 1:
The patent changes the decoding parameters (specifically the number of belief propagation iterations) based on the code length. For longer code lengths, the circuit increases the number of iterations to maintain decoding accuracy and error correction capability. This parameter adaptation ensures that the decoding performance scales appropriately with code length while avoiding unnecessary iterations for shorter codes.
Solution Approach 2:
The circuit performs a baseline number of belief propagation iterations for all code lengths, and only increases the iteration count when longer code lengths are detected. This partial action approach ensures minimum decoding performance is maintained across all code lengths while adding computational effort only when necessary for longer codes that require it.
Data Source
Figure 1
Figure 2
Figure 3~4
AI summary
A decoding device includes: a likelihood initialization unit (110) performing initialization process on a storage element for likelihood information used in likelihood calculation of iterative decoding process; a first likelihood calculation unit (120) executing M separate likelihood calculations corresponding to step 1 to step M where M is an integer of 2 or more in likelihood calculation of the iterative decoding process; a second likelihood calculation unit (130) executing M separate likelihood calculations corresponding to step M+1 to step 2M in likelihood calculation of the iterative decoding process; a hard decision unit (140) making hard decision on a result of likelihood calculation and generating a decoded bit sequence; a frozen bit removing unit (150) removing a frozen bit and a bit sequence based on a code length of the bit sequence to be decoded from the decoded bit sequence and generating a decoded information bit sequence; and a control unit (160) controlling likelihood calculation of the iterative decoding process, and the first likelihood calculation unit (120) and the second likelihood calculation unit (130) iteratively execute likelihood calculations of one or more steps.