QFN Package Modified Paddle for PCB Routing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The conventional Quad Flat No Lead (QFN) IC packages have a paddle configuration that restricts trace routing and via placement on the printed wiring board (PWB) or printed circuit board (PCB), necessitating increased board layers or more expensive laminates, especially in small form factor devices like cellular phones and PDAs.

Innovation Solution

A modified QFN IC package with a paddle configuration that allows for trace routing and via placement by reducing the area of the exposed paddle portion, while maintaining thermal and electrical performance, and a method to design such a paddle configuration that meets manufacturability and heat dissipation constraints.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the paddle is made large to provide adequate thermal and electrical pathways, then thermal and electrical performance is improved, but the area available for trace routing and via placement on the PCB is reduced

Engineering Contradiction:
Improvethermal and electrical performanceVSAvoidtrace routing and via placement flexibility
Core Design Contradiction:
ReliabilityVSAdaptability or versatility

Solution Approach 1:

The paddle is segmented into a first portion and a second portion, where the first portion has a larger area for thermal and electrical pathways, and the second portion has a smaller area to allow PCB routing and via placement. This segmentation resolves the contradiction by dividing the paddle into functional zones with different area requirements.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Different portions of the paddle are given different qualities: the first portion provides thermal and electrical pathways with larger area, while the second portion is optimized for PCB compatibility with smaller area. This local differentiation allows each region to serve its specific function optimally.

Inventive Principle:
Principle #3Local quality

2Adaptability or versatility

If the paddle area is reduced to allow PCB routing and via placement, then adaptability and versatility are improved, but thermal and electrical performance deteriorates

Engineering Contradiction:
Improvetrace routing and via placement flexibilityVSAvoidthermal and electrical performance
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The paddle is divided into two portions with different area characteristics. The first portion maintains sufficient area for thermal and electrical pathways, while the second portion is reduced in area to enable PCB routing and via placement, thus resolving the contradiction through spatial segmentation.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The solution moves from considering the paddle as a single uniform area to a multi-dimensional structure with different portions having different areas. This dimensional differentiation allows simultaneous optimization for both thermal/electrical performance and PCB adaptability.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Area of moving object

If the QFN IC package size is reduced for miniaturization, then device size is improved, but the area for thermal management and electrical grounding is reduced

Engineering Contradiction:
Improvepackage sizeVSAvoidthermal and electrical pathways
Core Design Contradiction:
Area of moving objectVSReliability

Solution Approach 1:

The paddle is segmented into portions with different functional responsibilities. The first portion is optimized for thermal and electrical pathways within the miniaturized package, while the second portion is optimized for PCB interaction, allowing the overall package to be small while maintaining adequate thermal and electrical performance.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Different regions of the paddle are assigned different qualities appropriate for their function. The first portion has properties optimized for thermal conduction and electrical grounding within the small package, while the second portion has properties optimized for PCB mounting and routing, enabling miniaturization without sacrificing performance.

Inventive Principle:
Principle #3Local quality

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

Enables reduced PCB size and cost without compromising thermal or electrical performance, facilitating miniaturization and flexibility in board design by allowing routing and via placement beneath the paddle, thus reducing overall costs and design complexity.

Implementation Method 1

The paddle is made of a thermally conductive material and functions as a heat spreader and heat sink device

Methodology Applied
Scientific EffectThermal conduction: Conduction (thermal)

Implementation Method 2

The metal leadframe is wire bonded during a wire bonding process to connect the input/output (I/O) pads of the IC die to external lands of the package

Methodology Applied
Scientific EffectWire bonding: Welding

Implementation Method 3

The paddle can also be used to provide a stable ground for the IC package by using down bonds or an electrically conductive die attach material to provide the electrical ground path from the IC package to the PWB or PCB

Methodology Applied
Scientific EffectElectrical conduction: Conduction (electrical)

Data Source

PatentUS8222719B2Quad flat no lead (QFN) integrated circuit (IC) package having a modified paddle and method for designing the package
Publication Date: 2012.07.17 BELL SEMICONDUCTOR LLC
  • US8222719B2 patent drawing
  • US8222719B2 patent drawing
  • US8222719B2 patent drawing

AI summary

A QFN IC package is provided that has all of the advantages of the typical QFN IC package, but in addition, has a paddle that is configured to facilitate trace routing and/or via placement on the PWB or PCB on which the IC package is mounted. By configuring the paddle as necessary or desired in order to facilitate routing and/or via placement, the overall size of the PWB or PCB can be reduced without sacrificing the thermal or electrical performance advantages that the paddle provides. In addition, the reduction in the overall size of the PWB or PCB results in reduced cost.